













# Datasheet

# AUO

P750QVN02.3

UP-02-214

The information contained in this document has been carefully researched and is, to the best of our knowledge, accurate. However, we assume no liability for any product failures or damages, immediate or consequential, resulting from the use of the information provided herein. Our products are not intended for use in systems in which failures of product could result in personal injury. All trademarks mentioned herein are property of their respective owners. All specifications are subject to change without notice.



# Model Name: P750QVN02.3

# Issue Date: 2020/10/21

# (\*)Preliminary Specifications

# ()Final Specifications

Issue Date: 2020/10/21 (*)Preliminary Specifications ()Final Specifications										
Customer Signature	Date	AUO	Date							
Approved By		Approval By PM Director CT Wu	TWux							
Note		Reviewed By RD Director Jack Hsu	ek Heu							
contide		Reviewed By Project Leader Choc Chen								
		Prepared By PM Brandon Chen Brandon	Chen							



# Contents

1.	General Description	4
2.	Absolute Maximum Ratings	6
3.	Optical Specification	7
4.	Interface Specification	10
4.1	Input power	10
4.2	Input Connection	11
4.3	Input Data Format	12
	4.3.1 V by one color data mapping	12
	4.3.2 Color Input Data Reference	13
5.	Signal Timing Specification	14
5.1	Input Timing	14
	5.1.1. Timing table	14
	5.1.2. Signal Timing Waveform	15
5.2	Input interface characteristics	16
5.3	Power Sequence for LCD	19
6.	Backlight Specification	20
6.1	Electrical specification Input Pin Assignment	20
6.2	Input Pin Assignment	21
6.3	Power Sequence for Backlight	23
7.	Mechanical Characteristics	
8.	Reliability Test Items	
9.	International Standard	
9.1	Safety	31
9.2	EMC	31
10.	Packing	
	Definition of Label	
	2. Packing Methods	
10.3	8. Pallet and Shipment Information	34
11.	Precautions	
	Mounting Precautions	
Y .	2. Operating Precautions	
	8. Operating Condition for Public Information Display	
	Electrostatic Discharge Control	
11.5		
	S. Storage	
	7. Handling Precautions for Protection Film	
11.8	B. Dust Resistance	37

# **Record of Revision**

Version	Date	Page	Description
0.1	2020/04/30	All	First Version Released
0.2	2020/08/12	P7	Contrast Ratio Typ 4000-→ 5000, Min 3200-→4000
0.2	2020/08/12	P7	Response Time (G to G) Typical 6.5, Max 10
0.2	2020/08/12	P11	LD_EN Setting
0.3	2020/10/21	P4	LED Life → LED MTTF
0.3	2020/10/21	P7	Viewing Angle: Min:→85
0.3	2020/10/21	P20	6.1: LED Life Time➔ LED MTTF & Add Note 7 🚬 🧷
			×O
		•	- Pr
		X	
		20Y	
	Ś	5	
	$\bigcirc$		
<i>y</i>			



### 1. General Description

This specification applies to the 75 inch Color TFT-LCD Module P750QVN02.3. This LCD module has a TFT active matrix type liquid crystal panel 3840 x 2160 pixels, and diagonal size of 75 inch. This module supports 3840 x 2160 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.

P750QVN02.3 has been designed to apply the 8 lane V by one interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important.

#### \* General Information


Items	Specification	Unit	Note
Active Screen Size	75	inch	$\sim$
Display Area	1650.24 (H) x 928.26 (V)	mm 🔍	$\langle \rangle$
Outline Dimension	1675.7(H) x 953.7 (V) x 64.1(D)	mm	D: front bezel to D/B cover
Driver Element	a-Si TFT active matrix	$\langle \mathcal{O} \rangle$	
Display Colors	8 bit + FRC (1.07 billion)	Colors	
Number of Pixels	3840 x 2160	Pixel	
Pixel Pitch	0.42975 (H) x 0.42975(W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze = 28%
Rotate Function	Unachievable		Note 1
Display Orientation	Portrait/Landscape Enabled		Note 2
Operating Time	24/7		See Chapter 11.3 for details
Frame Rate	60	Hz	See Chapter 5.1 for details
LED MTTF	50K	hours	See Chapter 6.1 for details
AUOCON			



Note 1: Rotate Function refers to LCD display could be able to rotate. This function does not work in this model.

Note 2:

- (1) Landscape Mode: The default placement is T-Con Side on the lower side and the image is shown upright via viewing from the front.
- (2) Portrait Mode: The default placement is that T-Con side has to be placed on the left side via viewing from the front.





# 2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Мах	Unit	Conditions
Logic/LCD Drive Voltage	V <sub>DD</sub>	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	ТОР	0	50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39  $^\circ\!\mathrm{C}$  and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of  $40^{\circ}$ C or less. At temperatures greater than  $40^{\circ}$ C, the wet bulb temperature must not exceed  $39^{\circ}$ C.

Note 3: Surface temperature is measured at 50°C Dry condition






# **3.** Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 500 mm from the LCD surface at a viewing angle of  $\phi$  and  $\theta$  equal to 0°.

#### Fig.1 presents additional information concerning the measurement equipment and method.



	Deremeter	Cump hal		Values		Linit	Notos
	Parameter	Symbol	Min.	Тур.	Max	Unit	Notes
Contrast	Ratio	CR	4000	5000			1
Surface	Luminance (White)	L <sub>WH</sub>	560	700		cd/m <sup>2</sup>	2
Luminan	ce Variation	δ <sub>WHITE(9P)</sub>	$O_{\overline{\lambda}}$		1.33		3
Respons	se Time (G to G)	Тү	×	6.5	10	ms	4
Color Ga	amut	NTSC		88		%	
Gamma		Gma	1.9	2.2	2.5		
Color Co	oordinates	$\mathcal{O}^{\prime}$					
	Red	R <sub>X</sub>		0.678	1		
		R <sub>Y</sub>		0.311	]		
	Green	G <sub>X</sub>		0.271	]		
		G <sub>Y</sub>	Turn 0.02	0.666	Turn + 0.02		
	Blue	B <sub>X</sub>	Тур0.03	0.152	- Typ.+0.03		
	$\bigcirc$	B <sub>Y</sub>		0.056	]		
	White	W <sub>X</sub>		0.280			
		W <sub>Y</sub>		0.290			
Viewing	Angle						5
	x axis, right(φ=0°)	θ <sub>r</sub>	85	89		degree	
	x axis, left(φ=180°)	θι	85	89		degree	
	y axis, up(φ=90°)	θ <sub>u</sub>	85	89		degree	
	y axis, down (φ=270°)	θ <sub>d</sub>	85	89		degree	



Note:

1. Contrast Ratio (CR) is defined mathematically as:

#### Contrast Ratio= Surface Luminance of L<sub>on5</sub> Surface Luminance of L<sub>off5</sub>

- Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. LED current I<sub>F</sub> = typical value (without driver board), LED input VDDB =24V, I<sub>DDB</sub>. = Typical value (with driver board), L<sub>WH</sub>=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance, δWHITE is defined (center of Screen) as:

 $\delta_{\text{WHITE(9P)}} = Maximum(L_{\text{on1}}, L_{\text{on2}}, \dots, L_{\text{on9}}) / Minimum(L_{\text{on1}}, L_{\text{on2}}, \dots, L_{\text{on9}})$ 

4. Response time  $T_{Y}$  is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on Frame rate = 60Hz to optimize.


Me	asured	Target											
Response Time		0%	25%	50%	75%	100%							
0%			0% to 25%	0% to 50%	0% to 75%	0% to 100%							
25%		25% to 0%		25% to 50%	25% to 75%	25% to 100%							
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%							
75% 100%		75% to 0%	75% to 25%	75% to 50%		75% to 100%							
		100% to 0%	100% to 25%	100% to 50%	100% to 75%								

 $T_{Y}$  is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated) The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright) " and "any level of gray(dark)".

Any level of gray (Bright)


Any level of gray (Dark)

Any level of gray (Bright)






#### FIG. 2 Luminance



5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.

#### FIG.3 Viewing Angle







# 4. Interface Specification


#### 4.1 Input power

The P750QVN02.3 module requires power inputs which are employed to power the LCD electronics and to drive the TFT array and liquid crystal.


Item		Symbol	Min.	Тур.	Max	Unit	Note
Power Supply Input Voltage		V <sub>DD</sub>	10.8	12	13.2	<b>&gt;</b>	$\mathcal{A}$
	Black pattern		-	0.95	1.14	A	
Power Supply Input Current	White pattern	I <sub>DD</sub>	-	1.00	1.20	A	
	H-strip pattern		-	2.4	2.88	A	2
	Black pattern		-	11.4	13.68	Watt	2
Power Consumption	White pattern	Pc	-	12.0	14.4	Watt	
	H-strip pattern		-	28.8	34.56	Watt	
Inrush Current		I <sub>RUSH</sub>		x D'	5	А	3

Note1. The ripple voltage should be fewer than 5% of VDD.

- Test Condition: Note2.
  - (1)  $V_{DD}$  = 12.0V, (2) Fv = 60Hz, (3) Fclk= 74.25MHz, (4) Temperature = 25 °C
  - (5) Power dissipation check pattern. (Only for power design)



Note3.






#### 4.2 Input Connection

■ LCD connector: (JAE) SJ11346-FI-RTE51SZ-HF

PIN	Symbol	Description	Note	PIN	Symbol	Description	Note
1	V <sub>DD</sub>	12Vin		26	LOCKN	Vx1 LOCK	
2	V <sub>DD</sub>	12Vin		27	GND	Ground	
3	V <sub>DD</sub>	12Vin		28	RX0N	Vx1 lane 0	
4	V <sub>DD</sub>	12Vin		29	RX0P	Vx1 lane 0	
5	V <sub>DD</sub>	12Vin		30	GND	Ground	
6	V <sub>DD</sub>	12Vin		31	RX1N	Vx1 lane 1	
7	V <sub>DD</sub>	12Vin		32	Rx1P	Vx1 lane 1	
8	V <sub>DD</sub>	12Vin		33	GND	Ground	
9	N.C.	No connection	2	34	RX2N	Vx1 lane 2	
10	GND	Ground		35	RX2P	Vx1 lane2	
11	GND	Ground		36	GND	Ground	
12	GND	Ground		37	RX3N	Vx1 lane 3	
13	GND	Ground		38	RX3P	Vx1 lane 3	
14	GND	Ground		39	GND	Ground	
15	LD_EN	Local Dimming Control Pin N.C/High for Enable (ON) GND/Low for Disable (OFF)	Č	40	RX4N	Vx1 lane 4	
16	N.C.	No connection		41	RX4P	Vx1 lane 4	
17	N.C.	No connection	2	42	GND	Ground	
18	N.C.	No connection	2	43	RX5N	Vx1 lane 5	
19	N.C.	No connection	2	44	RX5P	Vx1 lane 5	
20	N.C.	No connection	2	45	GND	Ground	
21	N.C.	No connection	2	46	RX6N	Vx1 lane 6	
22	N.C.	No connection	2	47	RX6P	Vx1 lane 6	
23	N.C.	No connection	2	48	GND	Ground	
24	GND	Ground		49	RX7N	Vx1 lane 7	
25	HTPDN	Vx1 HTPDN		50	RX7P	Vx1 lane 7	
				51	GND	Ground	

#### Note1. Pin number start from the left side as the following figure.



Note2. Please leave this pin unoccupied. It cannot be connected with any signal (Low/GND/High).



### 4.3 Input Data Format

## 4.3.1 V by one color data mapping

Mode         Packer input & Unpacker output         30bpp RGB / YCbCr444 (10bit)            D[0]         R/Cr[2]           D[1]         R/Cr[3]           D[2]         R/Cr[4]           D[3]         R/Cr[5]           Byte0         D[6]         R/Cr[7]           D[6]         R/Cr[8]         D[7]           D[6]         R/Cr[8]         D[7]           D[7]         R/Cr[9]         D[8]           Byte1         D[9]         G/Y[3]           D[10]         G/Y[4]         D[10]           D[11]         G/Y[6]         D[12]           D[10]         G/Y[4]         D[10]           D[11]         G/Y[6]         D[14]           D[10]         G/Y[7]         D[14]           D[10]         G/Y[7]         D[14]           D[10]         G/Y[7]         D[14]           D[13]         G/Y[7]         D[14]           D[14]         G/Y[6]         D[15]           D[15]         G/Y[9]         D[16]           Byte2         D[16]         B/Cb[2]           D[17]         B/Cb[3]         D[14]           D[12]         D[16]         B/Cb[2]           D[13]					
Pote         D(1)         R/Cr(3)           Byte0         D(2)         R/Cr(4)           D(3)         R/Cr(5)         D(3)           D(5)         R/Cr(6)         D(5)           D(6)         R/Cr(8)         D(7)           D(6)         R/Cr(9)         D(7)           D(7)         R/Cr(9)         D(7)           D(10)         G/Y[2]         D(9)           Byte1         D[10]         G/Y[4]           D[11]         G/Y[6]         D(10)           D[10]         G/Y[4]         D(11)           D[11]         G/Y[6]         D(11)           D[11]         G/Y[6]         D(11)           D[11]         G/Y[8]         D(11]           D[13)         G/Y[7]         D(14]           D[15]         G/Y[9]         D[15]           D[16]         B/Cb[2]         D[16]           D[17]         B/Cb[3]         D[17]           Byte2         D[18]         B/Cb[2]           D[18]         B/Cb[3]         D[2]           D[21]         B/Cb[3]         D[2]           D[22]         B/Cb[6]         D[2]           D[23]         B/Cb[9]         D[2]		Mode	Packer ir	nput & Unpacker output	30bpp RGB / YCbCr444 (10bit)
Perform         D[2]         R/Cr[4]           Byte0         D[3]         R/Cr[5]           D[4]         R/Cr[6]           D[5]         R/Cr[7]           D[6]         R/Cr[8]           D[7]         R/Cr[9]           D[7]         R/Cr[9]           D[7]         R/Cr[9]           D[7]         R/Cr[9]           D[7]         R/Cr[9]           D[10]         G/Y[2]           D[10]         G/Y[3]           D[10]         G/Y[4]           D[11]         G/Y[5]           D[12]         G/Y[6]           D[13]         G/Y[7]           D[14]         G/Y[8]           D[15]         G/Y[8]           D[14]         G/Y[8]           D[15]         G/Y[9]           D[16]         B/Cb[2]           D[17]         B/Cb[3]           D[18]         B/Cb[3]           D[19]         B/Cb[5]           D[21]         B/Cb[5]           D[22]         B/Cb[8]           D[23]         B/Cb[9]           D[24]            D[26]         B/Cb[1]           D[28]         G/Y[0]				D[0]	R/Cr[2]
Byte0         D[3]         R/Cr[5]           D[4]         R/Cr[6]           D[5]         R/Cr[7]           D[6]         R/Cr[8]           D[7]         R/Cr[9]           D[7]         R/Cr[9]           D[9]         G/Y[2]           D[9]         G/Y[2]           D[10]         G/Y[4]           D[10]         G/Y[4]           D[11]         G/Y[5]           D[12]         G/Y[6]           D[13]         G/Y[7]           D[14]         G/Y[8]           D[15]         G/Y[9]           D[16]         B/Cb[2]           D[17]         B/Cb[3]           D[17]         B/Cb[3]           D[18]         B/Cb[3]           D[19]         B/Cb[5]           D[20]         B/Cb[6]           D[21]         B/Cb[6]           D[22]         B/Cb[8]           D[23]         B/Cb[9]           D[24]            D[26]         B/Cb[0]           D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1]           D[30]         R/Cr[0]				D[1]	R/Cr[3]
Byteu         D[4]         R/Cr[6]           D[5]         R/Cr[7]           D[6]         R/Cr[8]           D[7]         R/Cr[9]           D[7]         R/Cr[9]           D[9]         G/Y[2]           D[9]         G/Y[3]           D[10]         G/Y[4]           D[10]         G/Y[4]           D[11]         G/Y[5]           D[12]         G/Y[6]           D[13]         G/Y[7]           D[14]         G/Y[8]           D[15]         G/Y[9]           D[16]         B/Cb[2]           D[17]         B/Cb[3]           D[18]         B/Cb[3]           D[19]         B/Cb[5]           D[20]         B/Cb[6]           D[21]         B/Cb[6]           D[22]         B/Cb[8]           D[23]         B/Cb[9]           D[24]            D[26]         B/Cb[0]           D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1]           D[30]         R/Cr[0]				D[2]	R/Cr[4]
Open         D[4]         R/Cr[6]           D[5]         R/Cr[7]           D[6]         R/Cr[8]           D[7]         R/Cr[9]           D[7]         R/Cr[9]           D[9]         G/Y[2]           D[9]         G/Y[3]           D[10]         G/Y[4]           D[11]         G/Y[5]           D[12]         G/Y[6]           D[13]         G/Y[7]           D[14]         G/Y[8]           D[15]         G/Y[9]           D[16]         B/Cb[2]           D[17]         B/Cb[3]           D[18]         B/Cb[3]           D[17]         B/Cb[3]           D[18]         B/Cb[3]           D[19]         B/Cb[5]           D[20]         B/Cb[6]           D[21]         B/Cb[7]           D[22]         B/Cb[8]           D[23]         B/Cb[9]           D[24]            D[26]         B/Cb[0]           D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1]           D[30]         R/Cr[0]			Pute0	D[3]	R/Cr[5]
D[6]         R/Cr[8]           D[7]         R/Cr[9]           D[7]         R/Cr[9]           D[9]         G/Y[2]           D[9]         G/Y[3]           D[10]         G/Y[4]           D[11]         G/Y[5]           D[12]         G/Y[6]           D[13]         G/Y[7]           D[14]         G/Y[8]           D[15]         G/Y[9]           D[16]         B/Cb[2]           D[17]         B/Cb[3]           D[17]         B/Cb[3]           D[18]         B/Cb[3]           D[19]         B/Cb[3]           D[20]         B/Cb[6]           D[21]         B/Cb[6]           D[22]         B/Cb[8]           D[23]         B/Cb[9]           D[24]            D[26]         B/Cb[0]           D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1] <th></th> <td></td> <td>Dyteo</td> <td>D[4]</td> <td>R/Cr[6]</td>			Dyteo	D[4]	R/Cr[6]
D[7]         R/Cr[9]           D[8]         G/Y[2]           D[9]         G/Y[3]           D[10]         G/Y[4]           D[11]         G/Y[5]           D[12]         G/Y[6]           D[13]         G/Y[7]           D[14]         G/Y[8]           D[15]         G/Y[9]           D[16]         B/Cb[2]           D[17]         B/Cb[3]           D[18]         B/Cb[3]           D[19]         B/Cb[3]           D[19]         B/Cb[3]           D[19]         B/Cb[3]           D[19]         B/Cb[3]           D[20]         B/Cb[3]           D[21]         B/Cb[3]           D[21]         B/Cb[3]           D[21]         B/Cb[3]           D[21]         B/Cb[3]           D[21]         B/Cb[3]           D[21]         B/Cb[3]           D[23]         B/Cb[3]           D[24]            D[26]         B/Cb[0]           D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1]           D[30]         R/Cr[0]				D[5]	R/Cr[7]
D[8]         G/Y[2]           D[9]         G/Y[3]           D[10]         G/Y[4]           D[11]         G/Y[5]           D[12]         G/Y[6]           D[13]         G/Y[7]           D[14]         G/Y[8]           D[15]         G/Y[9]           D[16]         B/Cb[2]           D[17]         B/Cb[3]           D[18]         B/Cb[3]           D[19]         B/Cb[5]           D[20]         B/Cb[6]           D[21]         B/Cb[6]           D[23]         B/Cb[9]           D[26]         B/Cb[9]           D[26]         B/Cb[0]           D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1]           D[29]         G/Y[1]				D[6]	R/Cr[8]
Byte1         D[9]         G/Y[3]           Byte1         D[10]         G/Y[4]           D[11]         G/Y[6]         D[12]           D[12]         G/Y[6]         D[13]           D[14]         G/Y[7]         D[14]           D[15]         G/Y[9]         D[15]           D[16]         B/Cb[2]         D[17]           Byte2         D[18]         B/Cb[3]           D[19]         B/Cb[5]         D[20]           Byte2         D[20]         B/Cb[6]           D[21]         B/Cb[7]         D[22]           Byte3         D[26]            D[26]         B/Cb[0]         D[27]           Byte3         D[28]         G/Y[0]           D[29]         G/Y[1]         D[30]				D[7]	R/Cr[9]
Byte1         D[10]         G/Y[4]           Byte1         D[11]         G/Y[5]           D[12]         G/Y[6]           D[13]         G/Y[7]           D[14]         G/Y[8]           D[15]         G/Y[9]           D[16]         B/Cb[2]           D[18]         B/Cb[3]           D[19]         B/Cb[5]           Byte2         D[19]         B/Cb[5]           D[21]         B/Cb[6]         D[21]           D[23]         B/Cb[9]         D[23]           Byte3         D[26]         B/Cb[1]           D[28]         G/Y[0]         D[29]           D[29]         G/Y[1]         D[29]				D[8]	G/Y[2]
Byte1         D[11]         G/Y[5]           Byte1         D[12]         G/Y[6]           D[13]         G/Y[7]           D[14]         G/Y[8]           D[15]         G/Y[9]           D[16]         B/Cb[2]           D[17]         B/Cb[3]           D[18]         B/Cb[4]           D[19]         B/Cb[5]           D[20]         B/Cb[6]           D[21]         B/Cb[7]           D[23]         B/Cb[9]           D[24]            D[26]         B/Cb[0]           D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1]           D[29]         G/Y[1]				D[9]	G/Y[3]
Byte1 Byte1 Byte1 D[12] G/Y[6] D[13] C[14] D[14] D[14] C/Y[8] D[15] D[15] G/Y[9] D[16] B/Cb[2] D[17] B/Cb[3] D[18] B/Cb[3] D[18] B/Cb[4] D[19] B/Cb[5] D[20] B/Cb[6] D[21] B/Cb[6] D[21] B/Cb[6] D[22] B/Cb[8] D[22] B/Cb[8] D[23] B/Cb[9] D[24]  D[26] B/Cb[0] D[27] B/Cb[1] D[28] C/Y[0] D[29] G/Y[1] D[30] R/Cr[0] B/Cb[0] B/Cb[1] D[29] C/Y[1] D[30] B/Cb[0] C/Y[1] D[30] B/Cb[0] B/Cb[0] B/Cb[1] D[29] C/Y[1] D[30] B/Cr[0] C/Y[1] D[30] B/Cr[0] C/Y[1] D[30] C/Y[0] C/Y[1] D[30] C/Y[0] C/Y[1] D[30] C/Y[1] D[30] C/Y[1] D[30] C/Y[1] D[30] C/Y[1] D[30] C/Y[1] D[30] C/Y[1] D[30] C/Y[0] C/Y[1] D[30] C/Y[0] C/Y[1] D[30] C/Y[1] D[30] C/Y[1] D[30] C/Y[1] D[30] C/Y[1] D[30] C/Y[1] D[30] C/Y[1] C/Y[1] C/Y[1] C/Y[1] C/Y[1] D[30] C/Y[1]				D[10]	G/Y[4]
OD         D         G/Y			Byto1	D[11]	G/Y[5]
Open of Performance         D[14]         G/Y[8]           D[15]         G/Y[9]           D[16]         B/Cb[2]           D[17]         B/Cb[3]           D[18]         B/Cb[4]           D[19]         B/Cb[5]           D[20]         B/Cb[6]           D[21]         B/Cb[6]           D[22]         B/Cb[8]           D[23]         B/Cb[9]           Byte3         D[26]            D[26]         B/Cb[0]            D[26]         B/Cb[0]            D[26]         B/Cb[0]            D[26]         B/Cb[0]            D[26]         B/Cb[0]            D[26]         B/Cb[0]            D[28]         G/Y[0]            D[29]         G/Y[1]         D(Y[1]			Dyter	D[12]	G/Y[6]
OP         D[15]         G/Y[9]           D[16]         B/Cb[2]           D[17]         B/Cb[3]           D[18]         B/Cb[4]           D[19]         B/Cb[5]           D[20]         B/Cb[6]           D[21]         B/Cb[7]           D[23]         B/Cb[9]           D[24]            D[26]         B/Cb[0]           D[26]         B/Cb[0]           D[26]         B/Cb[0]           D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1]           D[30]         R/Cr[0]				D[13]	G/Y[7]
$Byte2 = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 &$		de		G/Y[8]	
$Byte2 = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 &$		om		D[15]	G/Y[9]
$Byte2 = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 &$		oyte	~	D[16]	B/Cb[2]
Byte2         D[19]         B/Cb[5]           D[20]         B/Cb[6]           D[21]         B/Cb[7]           D[22]         B/Cb[8]           D[23]         B/Cb[9]           D[24]            D[25]            D[26]         B/Cb[0]           Byte3         D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1]           D[30]         R/Cr[0]		4t	.2	D[17]	
Byte2         D[20]         B/Cb[6]           D[21]         B/Cb[7]           D[22]         B/Cb[8]           D[23]         B/Cb[9]           D[24]            D[25]            D[26]         B/Cb[0]           D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1]           D[30]         R/Cr[0]				D[18]	B/Cb[4]
D[20]         B/Cb[6]           D[21]         B/Cb[7]           D[22]         B/Cb[8]           D[23]         B/Cb[9]           D[24]            D[25]            D[26]         B/Cb[0]           Byte3         D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1]           D[30]         R/Cr[0]			Byte2	D[19]	B/Cb[5]
D[22]         B/Cb[8]           D[23]         B/Cb[9]           D[24]            D[25]            D[26]         B/Cb[0]           Byte3         D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1]           D[30]         R/Cr[0]		5	B, to L	D[20]	B/Cb[6]
D[23]         B/Cb[9]           D[24]            D[25]            D[26]         B/Cb[0]           Byte3         D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1]           D[30]         R/Cr[0]		- 5	· *	D[21]	B/Cb[7]
D[24]            D[25]            D[26]         B/Cb[0]           Byte3         D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1]           D[30]         R/Cr[0]		$\bigcirc$		D[22]	B/Cb[8]
D[25]            D[26]         B/Cb[0]           Byte3         D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1]           D[30]         R/Cr[0]				D[23]	B/Cb[9]
D[26]         B/Cb[0]           Byte3         D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1]           D[30]         R/Cr[0]				D[24]	
Byte3         D[27]         B/Cb[1]           D[28]         G/Y[0]           D[29]         G/Y[1]           D[30]         R/Cr[0]	2			D[25]	
Byte3         D[28]         G/Y[0]           D[29]         G/Y[1]           D[30]         R/Cr[0]	<i>Y</i>			D[26]	B/Cb[0]
D[28]         G/Y[0]           D[29]         G/Y[1]           D[30]         R/Cr[0]			Bvte3	D[27]	B/Cb[1]
D[30] R/Cr[0]			2,000	D[28]	G/Y[0]
				D[29]	G/Y[1]
D[31] R/Cr[1]				D[30]	
				D[31]	R/Cr[1]



### 4.3.2 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 10 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

### COLOR DATA REFERENCE

														In	put	Col	or [	Data	I												
	Color					RE	ED								(	GRE	EEN	1								BL	UE				
	0000	MS	B							L	SB	M	SB					L		LS	SB	MS	BB							Ľ	SB
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	В9	B8	В7	B6	B5	Β4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	Ţ	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	7	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R														7																	
	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
G							X	Š	7																						
	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																															
	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1



# 5. Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

### 5.1 Input Timing

5.1.1. Timing table

Timing Table (DE only	v Mode)					
Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Τv	2200	2250 🔪	2715	Th
Vertical Section	Active	Tdisp (v)		2160	)	2160
	Blanking	Tblk (v)	40	90	555	Th
	Period	Th	530	550	600	Tclk
Horizontal Section	Active	Tdisp (h)	x	480		
	Blanking	Tblk (h)	50	70	120	Tclk
Clock	Frequency	Fclk=1/Tclk	66	74.25	77	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	120	135	139.2	KHz
Notes:			•	•	•	•

Notes:


(1) Display position is specific by the rise of DE signal only.

Horizontal display position is specified by the rising edge of 1<sup>st</sup> DCLK after the rise of 1<sup>st</sup> DE, is displayed on the left edge of the screen.

- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1<sup>st</sup> data corresponding to one horizontal line after the rise of 1<sup>st</sup> DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 3840 DCLK or less than 2160 lines, the rest of the screen displays black.
- (4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



### 5.1.2. Signal Timing Waveform






### 5.2 Input interface characteristics

## V by One spec

	Symbol	Min.	Тур.	Max	Unit	Note	
	VRXINP/N input each bit Period	T <sub>RRIP</sub> (UI)	310		379	ps	10bit 1
	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -0.5%		Fclk +0.5%	MHz	2
	Receiver Clock : Spread Spectrum Modulation frequency	Fss		30		KHz	2
	CDR training pattern time	T <sub>LOCK</sub>		500		us	1
	Latency from LOCKN 'HIGH' to clock training pattern	L1	0			us	1
	Latency from LOCKN 'LOW' to normal 8b10b data	L2	-	- 6	70	us	1
	CML Differential Input High Threshold	$V_{RTH}$	+50	2		$mV_{DC}$	
V-by-one	CML Differential Input Low Threshold	V <sub>RTL</sub>	×	<u>S</u>	-50	$mV_{DC}$	
Interface	CML Common mode Bias Voltage	V <sub>RCT</sub>	0.8	0.9	1.0	Vdc	
	Intra-pair skew	T <sub>INTRA</sub>	×		0.3	UI	3
	Inter-pair skew	T <sub>INTER</sub>	)		5	UI	4
		A_X		0.25		UI	
		A_Y		0		mV	
	,	B_X		0.3		UI	
		B_Y		50		mV	
		C_X		0.7		UI	
	Eye diagram at receiver	C_Y		50		mV	5
		D_X		0.75		UI	
		D_Y		0		mV	
		E_X		0.7		UI	
		E_Y		-50		mV	
	entral re	F_X		0.3		UI	
		F_Y		-50		mV	


#### Note :








#### 2. Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.





#### 5. Eye diagram at receiver

#### <u>Eye Mask</u>




#### Example of Eye diagram





### 5.3 Power Sequence for LCD



Doromotor	Value	Unit		
Parameter	Min.	Туре.	Max.	Unit
t1	0.4		30	ms
t2	40	^		ms
t3	640			ms
t4	0 <sup>*1</sup>			ms
t5	0			ms
t6			<b></b> *2	ms
t7	1000 <sup>*3</sup>			ms

Note :

JO Coni

- (1) t4=0 : concern for residual pattern before BLU turn off.
- (2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)
- (3) When the power supply input voltage(VDD) is off, be sure to pull down the valid and the invalid data to 0V.



# 6. Backlight Specification


### 6.1 Electrical specification

	Item	S	ymbol	Condition	Min	Тур	Max	Unit	Note
1	Power Supply Input Voltage	V	/DDB	-	22.8	24	25.2	V	-
2	Power Supply Input Current		I <sub>DDB</sub>	VDDB=24V		10.5	11.55	A	1
3	Power Consumption		P <sub>DDB</sub>	VDDB=24V		252	277.2	Watt	1
4	Inrush Current		I <sub>RUSH</sub>	VDDB=24V			13.5	A	2
5	Control signal voltage	M	Hi		2	-	5.5	V	-
5	Control signal voltage	V <sub>Signal</sub>	Low	VDDB=24V	0	2	0.8	V	3
6	Control signal current		Signal	VDDB=24V	-	3	1.5	mA	-
7	External PWM Duty ratio (input duty ratio)	D_	EPWM	VDDB=24V	5	-	100	%	4
8	External PWM Frequency	F_	EPWM	VDDB=24V	/140	180	240	Hz	4
9		DET	н	VDDB=24V	Ope	en Colle	ctor	V	5
ອ	DET status signal	DET	Lo	VDDD=24V	0	-	0.8	V	5
10	Input Impedance	Rin		VDDB=24V	300			Kohm	-
11	LED MTTF	Ľ	TLED	-	50,000	-	-	Hr	6

Note 1: Dimming ratio= 100%, (Ta=25±5°C, Turn on for 45minutes)

Note 2: MAX input current while DB turn on, measurement condition VDDB rising time=20ms(VDDB: 10%~90%)

VDDB



Note 3: When BLU off (VDDB = 24V, VBLON = 0V), IDDB (max) = 0.1A

Note 4: Less than 5% dimming control is functional well and no backlight shutdown happened

Note 5: Normal: 0~0.8V ; Abnormal : Open collector

Note 6: The lifetime (MTTF) is defined as the time which luminance of LED is 50% compared to its original value.

[Operating condition: Continuous operating at  $Ta = 25 \pm 2^{\circ}C$ , for single LED only]

Note7: MTTF is a reference index, it is not representative of warranty.



### 6.2 Input Pin Assignment

The P750QVN02.3 module requires [1 power input (14-pin)] or [2 power input (12-pin & 14-pin)] LED DB connector: CI0114M1HRL-NH(CviLux)

Pin	Symbol	Description	Note
1	VDDB	Power Supply Input Voltage	
2	VDDB	Power Supply Input Voltage	4
3	VDDB	Power Supply Input Voltage	X
4	VDDB	Power Supply Input Voltage	
5	VDDB	Power Supply Input Voltage	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	GND	Ground	
11	DET	BLU status detection:	1
12	VBLON	BLU On-Off control:	2,3
13	NC	NC	4
14	PDIM	External PWM	2, 5

### LED DB connector: CI0112M1HRL-NH(CviLux)

Pin	Symbol	Description	Note
1	VDDB	Power Supply Input Voltage	
2	VDDB	Power Supply Input Voltage	
3	VDDB	Power Supply Input Voltage	
4	VDDB	Power Supply Input Voltage	
5	VDDB	Power Supply Input Voltage	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	GND	Ground	
11	NC	NC	4
12	NC	NC	4

© Copyright AU Optronics Corp. 2019 All Rights Reserved.



#### Note1. DET status

DET	BLU status
0 ~ 0.8V	Normal
Open collector	Abnormal

Recommend pull high R > 10K ohm, pull high voltage VDD = 3.3V

#### Note2. input control signal threshold voltage definition


п	iput control sig	gnai threshold vo	litage den	nition				
	ŀ	tem	Symbol	Min.	Тур.	Max.	Unit	
	Input High Th	VIH	2	-	5.5	V	$O^{\gamma}$	
	Input Low Th	reshold Voltage	VIL	0	-	0.8	V	
	BLON lection							al
	VBLON	Note					~	
	H or OPEN	BL On				X		
	L	BL Off				$\sim$		

#### Note3. VBLON

Mode selection

VBLON	Note
H or OPEN	BL On
L	BL Off


#### Note4. Please leave this pin unoccupied. It cannot be connected by any signal (Low/GND/High).



External PWM function dimming ratio 0%~100%, Judge condition as below: (1)Backlight module must be lighted ON normally. (2)All protection function must work normally. (3)Uniformity and flicker could be guaranteed at External PWM function dimming ratio 5%~100%



### 6.3 Power Sequence for Backlight



Note:1. T6 describes VDDB dip condition and VDDB couldn't lower than 10% VDDB.



# 7. Mechanical Characteristics


The contents provide general mechanical characteristics for the model P750QVN02.3. In addition the figures in the next page are detailed mechanical drawing of the LCD.

Item		Dimension	Unit	Note
	Horizontal	1675.7	mm	O <sub>U</sub> .
	Vertical	953.7	mm	S
	Depth (Dmin)	34.8	mm	Front bezel to Back
	Depth (Dmin) 34.8			Bezel
Outline Dimension	Depth (Dmax)	64.1	mm	Front Bezel to DB
	Depth (Dhax)	04.1	XOY	Cover
	Bezel opening	1654.3 (H) x 932.3 (V)	mm	
	Bezel Width	10.7/10.7/10.7/10.7	mm	U/D/L/R
	Display Area	1650.24 (H) x 928.26 (V)	mm	
Weight		27		

27. Millionitation




# **Front View**



© Copyright AU Optronics Corp. 2019 All Rights Reserved.




# **Back View**




© Copyright AU Optronics Corp. 2019 All Rights Reserved.
















# 8. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60℃, 500hrs
2	Low temperature storage test	3	-20℃, 500hrs
3	High temperature operation test	3	50℃, 500hrs
4	Low temperature operation test	3	-20℃, 500hrs
5	Vibration test (With carton)	1( PKG)	Random wave (1.04Grms 2~200Hz) Duration : X,Y,Z 20min per axes
6	Drop test (With carton)	1( PKG)	Height: 20.0 cm Direction: Only bottom flat twice
			(ASTMD4169-I)
	ontidentialty	or D	



# 9. International Standard

#### 9.1 Safety

- (1) UL 60950-1; Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
- (2) IEC 60950-1; Standard for Safety of International Electrotechnical Commission
- (3) EN 60950-1; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

#### 9.2 EMC


- ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998

© Copyright AU Optronics Corp. 2019 All Rights Reserved.



# 10. Packing

- **10.1.** Definition of Label
  - A. Panel Label:




#### Green mark description

- (1) For Pb Free Product, AUO will add (h) for identification.
- (2) For RoHs compatible products, AUO will add RoHS for identification.


Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)

### **B. Carton Label:**






# 10.2. Packing Methods





# 10.3. Pallet and Shipment Information

	ltem		Docking Romark					
	item	Qty. Dimension We		Weight (kg)	Packing Remark			
1	Packing Box	3 pcs/box	3 pcs/box 1870(L)mm*380*(W)mm*1076(H)mm					
2	Pallet	1	1900(L)mm*1150(W)mm*150(H)mm	40				
3	Boxes per Pallet	3 B	3 Boxes/Pallet (By Air) ; 3 Boxes/Pallet (By Sea)					
4	Panels per Pallet	!	9 pcs/pallet(By Air) ; 9 pcs/Pallet (By Sea)					
F	Dellet ofter realizer	9pcs(by Air)	1900(L)mm*1150(W)mm*1226 (H)mm	317.98	Single Pallet			
Э	Pallet after packing	18pcs(by Sea)	1900(L)mm*1150(W)mm*2452 (H)mm	317.98	Double Palelt (40ft HQ)			





## 11. Precautions

Please pay attention to the followings when you use this TFT LCD module.

#### 11.1. Mounting Precautions

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

### 11.2. Operating Precautions

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (2) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it may become lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic



interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

(7) The conductive material and signal cables are kept away from LED driver inductor to prevent abnormal display, sound noise and temperature rising.

### 11.3. Operating Condition for Public Information Display

The device listed in the product specification is designed and manufactured for PID (Public Information Display) application. To optimize module's lifetime and function, below operating usages are required. 150

- (1) Normal operating condition
  - A. Operating temperature: 0~50℃
  - B. Operating humidity: 10~90%
  - C. Display pattern: dynamic pattern (Real display). Note) Long-term static display would cause image sticking.
- (2) Operation usage to protect against image sticking due to long-term static display.
  - A. Suitable operating time: under 24 hours a day
  - B. Liquid Crystal refresh time is required. Cycling display between 5 minutes' information (static) display and 10 seconds' moving image.
  - C. Periodically change background and character (image) color.
  - D. Avoid combination of background and character with large different luminance.
- (3) Periodically adopt one of the following actions after long time display.
  - A. Running the screen saver (motion picture or black pattern)
  - B. Power off the system for a while
- (4) LCD system is required to place in well-ventilated environment. Adapting active cooling system is highly recommended.
- (5) Product reliability and functions are only guaranteed when the product is used under right operation usages. If product will be used in extreme conditions, such as high temperature/ humidity, display stationary patterns, or long operation time etc..., it is strongly recommended to contact AUO for filed application engineering advice. Otherwise, its reliability and function may not be guaranteed. Extreme conditions are commonly found at airports, transit stations, banks, stock market and controlling systems.

#### 11.4. Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.



### 11.5. Precautions for Strong Light Exposure

- (1) Strong light exposure causes degradation of polarizer and color filter.
- (2) To keep display function well as a digital signage application, especially the component of TFT is very sensitive to sunlight, it is necessary to set up blocking device protecting panel from radiation of ambient environment.

#### 11.6. <u>Storage</u>

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.
- (3) Storage condition is guaranteed under packing conditions.
- (4) The phase transition of Liquid Crystal in the condition of the low or high storage temperature will be recovered when the LCD module returns to the normal condition.

#### 11.7. Handling Precautions for Protection Film

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

#### 11.8. Dust Resistance

- (1) AUO module dust test is conducted with marked holes (see Figure 1) sealed to comply with JIS D0207.
- (2) Module users should design set with these holes used/sealed (if not used) or covered by set mechanism to prevent dust from entering. The AUO testing procedure cannot replicate all different real world scenarios, module users should apply set dust resistance solution to meet users' requirement.



Figure 1





Our company network supports you worldwide with offices in Germany, Austria, Switzerland, the UK and the USA. For more information please contact:

**Headquarters** 





- FORTEC Elektronik AG Augsburger Str. 2b 82110 Germering
- Phone: E-Mail: Internet:

+49 89 894450-0 info@fortecag.de www.fortecag.de

Fortec Group Members



Germany







+

United Kingdom











Distec GmbH Office Vienna Nuschinggasse 12 1230 Wien

Phone: E-Mail: Internet: +43 1 8673492-0 info@distec.de www.distec.de

Distec GmbH Augsburger Str. 2b 82110 Germering

Phone: E-Mail: Internet: +49 89 894363-0 info@distec.de www.distec.de

#### ALTRAC AG

Bahnhofstraße 3 5436 Würenlos

Phone: E-Mail: Internet: +41 44 7446111 <u>info@altrac.ch</u> <u>www.altrac.ch</u>

Display Technology Ltd.

Osprey House, 1 Osprey Court Hichingbrooke Business Park Huntingdon, Cambridgeshire, PE29 6FN

Phone: E-Mail: Internet: +44 1480 411600 info@displaytechnology.co.uk www. displaytechnology.co.uk

Apollo Display Technologies, Corp.

87 Raynor Avenue, Unit 1Ronkonkoma, NY 11779

Phone: E-Mail: Internet: +1 631 5804360 info@apollodisplays.com www.apollodisplays.com