



OUR GLOBAL COMPETENCE CENTRES















Manual

congatec

conga-TC370

COM Express Compact Type 6 Module with Intel® Core i Processor



The information contained in this document has been carefully researched and is, to the best of our knowledge, accurate. However, we assume no liability for any product failures or damages, immediate or consequential, resulting from the use of the information provided herein. Our products are not intended for use in systems in which failures of product could result in personal injury. All trademarks mentioned herein are property of their respective owners. All specifications are subject to change without notice.



COM Express™ conga-TC370

8th Generation Intel® Core™ i7, i5, i3 and Celeron® Single Chip Ultra Low TDP Processors

User's Guide

Revision 1.1



Revision History

Revision	Date (yyyy-mm-dd)	Author	Changes
0.1	2019-05-24	AEM	Preliminary release
1.0	2019-10-29	AEM	 Deleted Pentium Gold 5405UE variant (PN: 048803) from section 1.2 "Options Information" and from the whole document Added section 4.3.2.1 "Heatspreader Thermal Imagery" Updated table 6 "Power Consumption Values" Updated section 11.4 "Supported Flash Devices" Added note about the minimum pulse width required for proper button detection in table 31 "Power and System Management Signal Descriptions" Official release
1.1	2020-04-24	AEM	 Updated table 7 "CMOS Battery Power Consumption" Changed HDMI resolution from 30 Hz to 24 Hz; corrected display options in table 9 "Display Combinations and Resolution". Corrected also HDMI resolution in section 6.1.3.1 "HDMI" and DP resolution in section 6.1.3.3 "DisplayPort (DP)" Updated section 7.1 "eMMC 5.1" Added information about congatec Menu Layout File (MLF) to section 11 "BIOS Setup Description" Deleted section 12 "Industrial Specifications"



Preface

This user's guide provides information about the components, features, connectors and system resources available on the conga-TC370. It is one of three documents that should be referred to when designing a COM Express™ application. The other reference documents that should be used include the following:

COM Express[™] Design Guide COM Express[™] Specification

The links to these documents can be found on the congatec AG website at www.congatec.com

Disclaimer

The information contained within this user's guide, including but not limited to any product specification, is subject to change without notice.

congatec AG provides no warranty with regard to this user's guide or any other information contained herein and hereby expressly disclaims any implied warranties of merchantability or fitness for any particular purpose with regard to any of the foregoing. congatec AG assumes no liability for any damages incurred directly or indirectly from any technical or typographical errors or omissions contained herein or for discrepancies between the product and the user's guide. In no event shall congatec AG be liable for any incidental, consequential, special, or exemplary damages, whether based on tort, contract or otherwise, arising out of or in connection with this user's guide or any other information contained herein or the use thereof.

Intended Audience

This user's guide is intended for technically qualified personnel. It is not intended for general audiences.

Lead-Free Designs (RoHS)

All congatec AG designs are created from lead-free components and are completely RoHS compliant.



Electrostatic Sensitive Device



All congated AG products are electrostatic sensitive devices. They are enclosed in static shielding bags, and shipped enclosed in secondary packaging (protective packaging). The secondary packaging does not provide electrostatic protection.

Do not remove the device from the static shielding bag or handle it, except at an electrostatic-free workstation. Also, do not ship or store electronic devices near strong electrostatic, electromagnetic, magnetic, or radioactive fields unless the device is contained within its original packaging. Be aware that failure to comply with these guidelines will void the congatec AG Limited Warranty.

Symbols

The following symbols are used in this user's guide:



Warning

Warnings indicate conditions that, if not observed, can cause personal injury.



Caution

Cautions warn the user about how to prevent damage to hardware or loss of data.



Notes call attention to important information that should be observed.

Copyright Notice

Copyright © 2019, congatec AG. All rights reserved. All text, pictures and graphics are protected by copyrights. No copying is permitted without written permission from congatec AG.

congatec AG has made every attempt to ensure that the information in this document is accurate yet the information contained within is supplied "as-is".



Trademarks

Product names, logos, brands, and other trademarks featured or referred to within this user's guide, or the congatec website, are the property of their respective trademark holders. These trademark holders are not affiliated with congatec AG, our products, or our website.

Warranty

congatec AG makes no representation, warranty or guaranty, express or implied regarding the products except its standard form of limited warranty ("Limited Warranty") per the terms and conditions of the congatec entity, which the product is delivered from. These terms and conditions can be downloaded from www.congatec.com. congatec AG may in its sole discretion modify its Limited Warranty at any time and from time to time.

The products may include software. Use of the software is subject to the terms and conditions set out in the respective owner's license agreements, which are available at www.congatec.com and/or upon request.

Beginning on the date of shipment to its direct customer and continuing for the published warranty period, congated AG represents that the products are new and warrants that each product failing to function properly under normal use, due to a defect in materials or workmanship or due to non conformance to the agreed upon specifications, will be repaired or exchanged, at congated's option and expense.

Customer will obtain a Return Material Authorization ("RMA") number from congatec AG prior to returning the non conforming product freight prepaid. congatec AG will pay for transporting the repaired or exchanged product to the customer.

Repaired, replaced or exchanged product will be warranted for the repair warranty period in effect as of the date the repaired, exchanged or replaced product is shipped by congatec, or the remainder of the original warranty, whichever is longer. This Limited Warranty extends to congatec's direct customer only and is not assignable or transferable.

Except as set forth in writing in the Limited Warranty, congatec makes no performance representations, warranties, or guarantees, either express or implied, oral or written, with respect to the products, including without limitation any implied warranty (a) of merchantability, (b) of fitness for a particular purpose, or (c) arising from course of performance, course of dealing, or usage of trade.

congatec AG shall in no event be liable to the end user for collateral or consequential damages of any kind. congatec shall not otherwise be liable for loss, damage or expense directly or indirectly arising from the use of the product or from any other cause. The sole and exclusive remedy against congatec, whether a claim sound in contract, warranty, tort or any other legal theory, shall be repair or replacement of the product only.



Certification

congatec AG is certified to DIN EN ISO 9001 standard.



Technical Support

congatec AG technicians and engineers are committed to providing the best possible technical support for our customers so that our products can be easily used and implemented. We request that you first visit our website at www.congatec.com for the latest documentation, utilities and drivers, which have been made available to assist you. If you still require assistance after visiting our website then contact our technical support department by email at support@congatec.com

Terminology

Term	Description
GB	Gigabyte
GHz	Gigahertz
kB	Kilobyte
MB	Megabyte
Mbit	Megabit
kHz	Kilohertz
MHz	Megahertz
TDP	Thermal Design Power
PCle	PCI Express
SATA	Serial ATA
PEG	PCI Express Graphics
PCH	Platform Controller Hub
eDP	Embedded DisplayPort
DDI	Digital Display Interface
HDA	High Definition Audio
N.C	Not connected
N.A	Not available
TBD	To be determined



Contents

1	Introduction	10	6.1.3.3	DisplayPort (DP)	
1.1	COM Express™ Concept	10	6.1.4	LVDS/eDP	29
1.2	Options Information		6.1.5	VGA	29
	·		6.1.6	SATA	30
2	Specifications	12	6.1.7	USB	30
2.1	Feature List	12	6.1.8	Gigabit Ethernet	31
2.2	Supported Operating Systems		6.1.9	High Definition Audio (HDA) Interface	31
2.3	Mechanical Dimensions		6.1.10	LPC Bus	
2.4	Supply Voltage Standard Power		6.1.11	I ² C Bus	
2.4.1	Electrical Characteristics		6.1.12	General Purpose Serial Interface	31
2.4.2	Rise Time		6.1.13	GPIOs	
2.5	Power Consumption		6.1.14	Power Control	32
2.6	Supply Voltage Battery Power		6.1.15	Power Management	35
2.7	Environmental Specifications		7	Additional Features	36
3	Block Diagram	18	7.1	eMMC 5.1	36
			7.2	congatec Board Controller (cBC)	36
4	Cooling Solutions	19	7.2.1	Board Information	36
4.1	CSA Dimensions	20	7.2.2	General Purpose Input/Output	36
4.2	CSP Dimensions	21	7.2.3	Watchdog	37
4.3	HSP Dimensions		7.2.4	I ² C Bus	37
4.3.2.1	Heatspreader Thermal Imagery	23	7.2.5	Power Loss Control	37
	· · · · · · · · · · · · · · · · · · ·		7.2.6	Fan Control	37
5	Onboard Temperature Sensors	24	7.2.7	Enhanced Soft-Off State	37
5.1	Top-Side Sensors	24	7.3	OEM BIOS Customization	38
5.2	Bottom-Side Sensors:		7.3.1	OEM Default Settings	38
6	Connector Rows	26	7.3.2	OEM Boot Logo	38
O			7.3.3	OEM POST Logo	38
6.1	Primary and Secondary Connector Rows	26	7.3.4	OEM BIOS Code/Data	39
6.1.1	PCI Express™		7.3.5	OEM DXE Driver	39
6.1.2	PCI Express Graphics (PEG)		7.4	congatec Battery Management Interface	
6.1.3	Digital Display Interface	27	7.5	API Support (CGOS)	
6.1.3.1	HDMI		7.6	Security Features	
6.1.3.2	DVI	28	7.7	Suspend to Ram	



}	conga Tech Notes	41
3.1 ·1	Adaptive Thermal Monitor and Catastrophic Thermal F	Protection
3.2 3.2.1 3.2.2 3.3 3.4	Processor Performance Control	42 42 43
)	Signal Descriptions and Pinout Tables	45
7.1 7.2	Connector Signal Descriptions Bootstrap Signals	
0	System Resources	70
0.1 0.1.1 0.2 0.3 0.4	I/O Address Assignment LPC Bus PCI Configuration Space Map I ² C SM Bus	70 71 72
1	BIOS Setup Description	73
1.1 1.2 1.3 1.3.1 1.4	Navigating the BIOS Setup Menu BIOS Versions Updating the BIOS Update from External Flash Supported Flash Devices	73 74 74
1.7		/ ¬



List of Tables

Table 1	COM Express™ 3.0 Pinout Types	10
Table 2	conga-TC370 Variants	
Table 3	Feature Summary	
Table 4	Overview of Type 6 Limitations	
Table 5	Measurement Description	
Table 6	Power Consumption Values	16
Table 7	CMOS Battery Power Consumption	
Table 8	Cooling Solution Variants	19
Table 9	Display Combinations and Resolution	27
Table 10	Wake Events	44
Table 11	Signal Tables Terminology Descriptions	45
Table 12	Connector A–B Pinout	46
Table 13	Connector C–D Pinout	48
Table 14	PCI Express Signal Descriptions (General Purpose)	50
Table 15	PCI Express Signal Descriptions (x16 Graphics)	51
Table 16	DDI Signal Description	53
Table 17	HDMI Signal Descriptions	54
Table 18	DisplayPort (DP) Signal Descriptions	56
Table 19	Embedded DisplayPort Signal Descriptions	57
Table 20	CRT Signal Descriptions	58
Table 21	LVDS Signal Descriptions	
Table 22	Serial ATA Signal Descriptions	59
Table 23	USB 2. 0 Signal Descriptions	
Table 24	USB 3.0 Signal Descriptions	
Table 25	Gigabit Ethernet Signal Descriptions	
Table 26	High Definition Audio Link Signals Descriptions	62
Table 27	LPC Signal Descriptions	
Table 28	SPI BIOS Flash Interface Signal Descriptions	
Table 29	Miscellaneous Signal Descriptions	64
Table 30	General Purpose I/O Signal Descriptions	
Table 31	Power and System Management Signal Descriptions	
Table 32	Rapid Shutdown Signal Descriptions	
Table 33	Thermal Protection Signal Descriptions	66
Table 34	SMBus Signal Description	
Table 35	General Purpose Serial Interface Signal Descriptions	
Table 36	Module Type Definition Signal Description	67

Table 37	Power and GND Signal Descriptions	68
	Bootstrap Signal Descriptions	
	PCI Configuration Space Map	



1 Introduction

1.1 COM Express™ Concept

COM ExpressTM is an open industry standard defined specifically for COMs (computer on modules). Its creation makes it possible to smoothly transition from legacy interfaces to the newest technologies available today. COM ExpressTM modules are available in following form factors:

Mini 84 mm x 55 mm
 Compact 95 mm x 95 mm
 Basic 125 mm x 95 mm
 Extended 155 mm x 110 mm

Table 1 COM Express™ 3.0 Pinout Types

Types	Connector	PCIe Lanes	PEG	SATA Ports	LAN ports	USB 2.0/	Display Interfaces
	Rows					SuperSpeed USB	
Type 6	A-B C-D	Up to 24	1	Up to 4	1	Up to 8 / 4 ¹	VGA,LVDS/eDP, PEG, 3x DDI
Type 7	A-B C-D	Up to 32	-	Up to 2	5 (1x 1 Gb, 4x 10 Gb)	Up to 4 / 4	
Type 10	A-B	Up to 4	-	Up to 2	1	Up to 8 / 2 ¹	LVDS/eDP, 1xDDI

^{1.} The SuperSpeed USB ports (USB 3.0) are not in addition to the USB 2.0 ports. Up to 4 of the USB 2.0 ports can support SuperSpeed USB.

The conga-TC370 modules use the Type 6 pinout definition and comply with COM Express 3.0 specification. They are equipped with two high performance connectors that ensure stable data throughput.

The COM integrates all the core components and is mounted onto an application specific carrier board. COM modules are legacy-free design (no Super I/O, PS/2 keyboard and mouse) and provide most of the functional requirements for any application. These functions include, but are not limited to a rich complement of contemporary high bandwidth serial interfaces such as PCI Express, Serial ATA, USB 2.0, and Gigabit Ethernet. The robust thermal and mechanical concept, combined with extended power-management capabilities, is perfectly suited for all applications.

Carrier board designers can use as little or as many of the I/O interfaces as deemed necessary. The carrier board can therefore provide all the interface connectors required to attach the system to the application specific peripherals. This versatility allows the designer to create a dense and optimized package, which results in a more reliable product while simplifying system integration. Most importantly, COM ExpressTM modules are scalable, which means once an application has been created there is the ability to diversify the product range through the use of different performance class or form factor size modules. Simply unplug one module and replace it with another; no redesign is necessary. modules are scalable, which means once an application has been created there is the ability to diversify the product range through the use of different performance class or form factor size modules. Simply unplug one module and replace it with another; no redesign is necessary.



1.2 Options Information

The conga-TC370 is currently available in four variants. The table below shows the different configurations available.

Table 2 conga-TC370 Variants

Part-No.	048800	048801	048802	048804	
Processor	Intel® Core™ i7-8665UE	Intel® Core™ i5-8365UE	Intel® Core™ i3-8145UE	Intel® Celeron® 4305UE	
	1.7 GHz Quad Core™	1.6 GHz Quad Core™	2.2 GHz Dual Core™	2.0 GHz Dual Core	
Intel® Smart Cache	8 MB	6 MB	4 MB	2 MB	
Max. Turbo Frequency	4.4 GHz	4.1 GHz	3.9 GHz	N.A	
Processor Graphics	Intel® UHD Graphics 620	Intel® UHD Graphics 620	Intel® UHD Graphics 620	Intel® UHD Graphics 610	
	(GT2)	(GT2)	(GT2)	(GT1)	
GFX Base/Max. Dynamic Freq.	0.3 / 1.15 GHz	0.3 / 1.05 GHz	0.3 / 1.0 GHz	0.3 / 1.0 GHz	
DDR4 Memory	2400 MTps dual channel				
(ECC or Non-ECC)	Non-ECC	Non-ECC	Non-ECC	Non-ECC	
PCIe Lanes	8 Gen 3	8 Gen 3	8 Gen 3	8 Gen 3	
USB Ports	8 USB 2.0	8 USB 2.0	8 USB 2.0	8 USB 2.0	
	(4 USB 3.1 Gen 2)				
SATA (6 Gbps)	3	3	3	3	
LVDS	Yes	Yes	Yes	Yes	
DisplayPort (DP)	Yes	Yes	Yes	Yes	
HDMI	Yes	Yes	Yes	Yes	
Processor TDP (cTDP down)	15 (10) W	15 (10) W	15 (10) W	15 (12.5) W	



2 Specifications

2.1 Feature List

Table 3 Feature Summary

Form Factor	Based on COM Express™ standard pinout Type 6 Rev. 3.0 (Compact size 95 x 95 mm)						
Processor	8 th Generation Intel® Core™ i7,i5, i3 and Celeron® Single Chip Ultra Low TDP Processors						
Memory	Two memory sockets (located on the top and bottom side of the conga-TC370). Supports - SO-DIMM non-ECC DDR4 modules - Data rates up to 2400 MTps - Maximum 64 GB capacity (32 GB each)						
Chipset	Intel® 300 Series PCH-LP integrated in the Multi-Chip Package						
Audio	High Definition Audio interface with support for multiple codecs						
Ethernet	Gigabit Ethernet (Intel® i219-LM/V controller) with support for AMT 12						
Graphics Options	Intel® Gen. 9 LP (620/610). Supports: - API (DirectX 12, Direct3D 2015, OpenGL 4.5, OpenCL 2.1) - Intel® QuickSync & Clear Video Technology HD (hardware accelerated video decode/encode/processing/transcode) - Up to three independent displays (see table 8 "Display Combinations and Resolution")						
	Up to two DDIs with support for: - 2 DisplayPort++ (DisplayPort 1.2) - 2 HDMI 1.4a ¹ or HDMI 2.0 ^{1,2} - 2 DVI port ¹ - Resolutions up to 4K @ 60 Hz	1 LVDS/eDP 1.4 Optional VGA ³ Optional PEG port (x1 or x2) ^{5,6}					
Peripheral Interfaces	8 USB 2.0 (4 USB 3.1 Gen 2) 3 SATA® (6 Gbps with RAID 0/1/5/10 support) 8 PCI Express® Gen. 3 lanes ⁶ 2 UART (16C550 compatible)	GPIOs/SDIO LPC/eSPI ⁴ I ² C (fast mode, multi-master) SMB SPI					
BIOS	AMI Aptio® V UEFI 2.x firmware 32 MB serial SPI flash with congatec Embedded BIOS features						
Power Management	ACPI 4.0a compliant with battery support. S5e mode (see section 7.1.7 "Enhanced Soft-Off State") Deep Sx and Suspend to RAM (S3) Configurable TDP						
congatec Board Controller	Multi-stage watchdog, non-volatile user data storage, manufacturing a bus, Power loss control	and board information, board statistics, hardware monitoring, fan control, I2C					
Storage	Optional eMMC 5.1 onboard flash						
Security	Discrete SPI Trusted Platform Module (Infineon SLB9670VQ2.0); AES	Instructions					





- ^{1.} Requires an external level shifter on the carrier board
- ^{2.} Requires a Level Shifter Protocol Converter (LSPCON) on the carrier board
- ^{3.} The second DDI is not available if VGA is supported
- ^{4.} The conga-TC370 does not currently support eSPI interface
- ^{5.} Requires re-routing of PCIe lanes 4 or 5, or both (assembly option)
- ⁶ Seven PCIe lanes if x1 PEG port is implemented or six PCIe lanes if x2 PEG port is implemented.

2.2 Supported Operating Systems

The conga-TC370 supports the following operating systems.

- Microsoft® Windows® 10
- Linux




- 1. The processor supports only 64-bit operating systems.
- 2. The CSM (Compatibility Support Module) is disabled in the BIOS setup menu by default because we recommend to operate the system in native UEFI mode.



2.3 Mechanical Dimensions


- 95.0 mm x 95.0 mm
- Height approximately 18 or 21 mm (including heatspreader) depending on the carrier board connector that is used. If the 5 mm (height) carrier board connector is used, then approximate overall height is 18 mm. If the 8 mm (height) carrier board connector is used, then approximate overall height is 21 mm.



2.4 Supply Voltage Standard Power

• 12 V DC ± 5 %

The dynamic range shall not exceed the static range.





2.4.1 Electrical Characteristics

Power supply pins on the module's connectors limit the amount of input power. The following table provides an overview of the limitations for pinout Type 6 (dual connector, 440 pins).

Table 4 Overview of Type 6 Limitations

Power Rail	Module Pin	Nominal	Input	Derated	Max. Input Ripple	Max. Module Input	Assumed	Max. Load
	Current Capability Input (Range	Input (Volts)	(10Hz to 20MHz)	Power (w. derated input)	Conversion	Power
	(Ampere)		(Volts)		(mV)	(Watts)	Efficiency	(Watts)
VCC_12V	12	12	11.4-12.6	11.4	+/- 100	137	85%	116
VCC_5V-SBY	2	5	4.75-5.25	4.75	+/- 50	9		
VCC_RTC	0.5	3	2.5-3.3		+/- 20			

2.4.2 Rise Time

The input voltages shall rise from 10 percent of nominal to 90 percent of nominal at a minimum slope of 250 V/s. The smooth turn-on requires that, during the 10 percent to 90 percent portion of the rise time, the slope of the turn-on waveform must be positive.

2.5 Power Consumption

The power consumption values were measured with the following setup:

- Input voltage +12 V
- conga-TC370 COM
- Modified congatec carrier board
- conga-TC370 cooling solution
- Microsoft Windows 10 (64 bit)



The CPU was stressed to its maximum workload with the Intel® Thermal Analysis Tool

Table 5 Measurement Description

The power consumption values were recorded during the following system states:

System State	Description	Comment
S0: Minimum value	Lowest frequency mode (LFM) with minimum core voltage during desktop idle	
S0: Maximum value	Highest frequency mode (HFM/Turbo Boost)	The CPU was stressed to its maximum frequency
S0: Peak current		Consider this value when designing the system's power supply to
	state shows the peak value during runtime.	ensure that sufficient power is supplied during worst case scenarios
S3	COM is powered by VCC_5V_SBY	
S5	COM is powered by VCC_5V_SBY	
S5e	COM is powered by VCC_5V_SBY	



- 1. The fan and SATA drives were powered externally.
- 2. All other peripherals except the LCD monitor were disconnected before measurement

Table 6 Power Consumption Values

The table below provide additional information about the power consumption data for each of the conga-TC370 variants offered. The values were recorded at various operating mode.

Part	Memory	H.W	BIOS	OS	CPU				Current (Ampere)					
No.	Size	Rev.	Rev.	(64 bit)	Variant	Cores	Freq. /Turbo	S0:	S0:	S0:	S3	S5	S5e	
							(GHz)	Min	Max	Peak				
048800	2 x 4 GB	A.0	BUWLR017	Windows 10	Intel® Core™ i7-8665UE	4	1.7 / 4.4	0.18	2.80	6.33	0.09	0.07	0.02	
048801	2 x 4 GB	A.0	BUWLR017	Windows 10	Intel® Core™ i5-8365UE	4	1.6 / 4.1	0.15	2.55	4.34	0.10	0.07	0.02	
048802	2 x 4 GB	A.0	BUWLR017	Windows 10	Intel® Core™ i3-8145UE	2	2.2 / 3.9	0.23	3.29	4.62	0.09	0.07	0.02	
048804	2 x 4 GB	A.0	BUWLR017	Windows 10	Intel® Celeron® 4305UE	2	2.0 / N.A	0.19	1.47	1.52	0.09	0.07	0.02	

2.6 Supply Voltage Battery Power

Table 7 CMOS Battery Power Consumption

RTC @	Voltage	Current
-10°C	3V DC	1.39 µA
20°C	3V DC	1.60 µA
70°C	3V DC	3.07 μA



- 1. Do not use the CMOS battery power consumption values listed above to calculate CMOS battery lifetime.
- 2. Measure the CMOS battery power consumption of your application in worst case conditions (for example, during high temperature and high battery voltage).
- 3. Consider the self-discharge of the battery when calculating the lifetime of the CMOS battery. For more information, refer to application note AN9_RTC_Battery_Lifetime.pdf on congatec AG website at www.congatec.com/support/application-notes.
- 4. We recommend to always have a CMOS battery present when operating the conga-TC370.

2.7 Environmental Specifications

Temperature Operation: 0° to 60°C Storage: -20° to +80°C

Humidity Operation: 10% to 90% Storage: 5% to 95%




The above operating temperatures must be strictly adhered to at all times. When using a congatec heatspreader, the maximum operating temperature refers to any measurable spot on the heatspreader's surface.

Humidity specifications are for non-condensing conditions.



conga-TC370

COM Express Rev. 3.0, Compact Size, Type 6 Pinout







4 Cooling Solutions

congatec AG offers the following cooling solutions for the conga-TC370. The dimensions of the cooling solutions are shown in the sub-sections. All measurements are in millimeters.

Table 8 Cooling Solution Variants

	Cooling Solution	Part No	Description	
1	CSA	048850	Active cooling solution with 2.7 mm bore-hole standoffs	
		048851	Active cooling with M2.5 mm threaded standoffs	
2	CSP	048852	Passive cooling solution with 2.7 mm bore-hole standoffs	
		048853	Passive cooling solution with M2.5 mm threaded standoffs	
3	HSP	048854	Heatspreader with 2.7 mm bore-hole standoffs	
		048855	Heatspreader with M2.5 mm threaded standoffs	



- 1. We recommend a maximum torque of 0.4 Nm for carrier board mounting screws and 0.5 Nm for module mounting screws.
- 2. The gap pad material used on congatec heatspreaders may contain silicon oil that can seep out over time depending on the environmental conditions it is subjected to. For more information about this subject, contact your local congatec sales representative and request the gap pad material manufacturer's specification.



Caution


- 1. The congatec heatspreaders/cooling solutions are tested only within the commercial temperature range of 0° to 60°C. Therefore, if your application that features a congatec heatspreader/cooling solution operates outside this temperature range, ensure the correct operating temperature of the module is maintained at all times. This may require additional cooling components for your final application's thermal solution.
- 2. For adequate heat dissipation, use the mounting holes on the cooling solution to attach it to the module. Apply thread-locking fluid on the screws if the cooling solution is used in a high shock and/or vibration environment. To prevent the standoff from stripping or cross-threading, use non-threaded carrier board standoffs to mount threaded cooling solutions.
- 3. For applications that require vertically-mounted cooling solution, use only coolers that secure the thermal stacks with fixing post. Without the fixing post feature, the thermal stacks may move.


19/74





4. Do not exceed the recommended maximum torque. Doing so may damage the module or the carrier board, or both.

4.1 CSA Dimensions













M2.5 x 11 mm threaded standoff for threaded version or ø2.7 x 11 mm non-threaded standoff for borehole version














4.2 CSP Dimensions


























4.3 HSP Dimensions









M2.5 x 11 mm threaded standoff for threaded version or ø2.7 x 11 mm non-threaded standoff for borehole version










4.3.2.1 Heatspreader Thermal Imagery

The conga-TC370 heatspreader solution features heatstack, heat pipe and aluminium alloy plate. The aluminium alloy plate distributes the heat evenly on the heatspreader as shown in the thermal imagery below.





5 Onboard Temperature Sensors


The conga-TC370 features two sensors on the top-side of the module and one sensor on the bottom-side of the module.

5.1 Top-Side Sensors

The conga-TC370 features a CPU temperature sensor and a board temperature sensor on the top-side. The CPU temperature sensor is located in the CPU (U1). This sensor measures the CPU temperature and is defined in CGOS API as CGOS_TEMP_CPU.

The board temperature sensor measures the 'cold-spot' temperature of the module. The sensor is defined in CGOS API as CGOS_TEMP_BOARD.

The sensor locations are shown below:






5.2 Bottom-Side Sensors:

The conga-TC370 features a board temperature sensor on the bottom-side of the module. The sensor measures the 'hot-spot' temperature of the module. The sensor is defined in CGOS API as CGOS_TEMP_BOARD_ALT.

The sensor location is shown below:





6 Connector Rows

The conga-TC370 is connected to the carrier board via two 220-pin connectors (COM Express Type 6 pinout). These connectors are broken down into four rows. The primary connector consists of rows A and B while the secondary connector consists of rows C and D.

6.1 Primary and Secondary Connector Rows

The following subsystems can be found on the primary and secondary connector rows.

6.1.1 PCI Express™

The conga-TC370 offers six PCIe lanes on the A-B connector and two PCIe lanes on the C-D connector. The lanes support:

- up to 8 GTps (Gen 3) speed
- an 8 x1 link configuration
- a 1 x4 + 1 x2 + 2 x1 link or a 3 x2 + 2 x1 link via a special/customized BIOS firmware
- lane polarity inversion



The number of supported lanes reduces if the optional PEG port is supported.

6.1.2 PCI Express Graphics (PEG)

The conga-TC370 supports an optional x1 or x2 PEG port on the C–D connector. To support this optional interface, you need a customized conga-TC370 variant. For more information, contact congatec technical support team.



The PEG lanes can not be linked together with the PCI Express lanes in section 6.1.1 "PCI Express™".



6.1.3 Digital Display Interface

The conga-TC370 supports:

- up to two Digital Display Interfaces (DDI1 and DDI2), configurable as DP or HDMI/DVI
- dual mode displayport (DP++)
- optional VGA (requires customized variant)
- three independent displays (display combination must be 2x DDI [DP, HDMI/DVI] and 1x LVDS/eDP)



- 1. The HDMI/DVI and DP interfaces are multiplexed onto the Digital Display Interface of the COM Express connector
- 2. DDI2 is not supported if VGA is enabled.
- 3. Maximum display combination for variants with VGA support must be 1x DDI (DP, HDMI/DVI), 1x VGA and 1x LVDS/eDP

The table below shows the supported display combinations and resolutions.

Table 9 Display Combinations and Resolution

	Display 1 (DDI1)		Display 2 (DDI2)		Display 3	
	Interface	Max. Resolution	Interface	Max. Resolution	Interface	Max. Resolution
Option 1	DP	4096x2304 @ 60 Hz, 24 bpp	DP	4096x2304 @ 60 Hz, 24 bpp	LVDS	1920x1200 @ 60 Hz (dual LVDS mode)
	Or		Or		Or	
	HDMI	4096x2160 @ 24 Hz, 24 bpp	HDMI	4096x2160 @ 24 Hz, 24 bpp	eDP	4096x2304 @ 60 Hz, 24 bpp
Option 2	DP	4096x2304 @ 60 Hz, 24 bpp	VGA (BOM option)	1920x1200 @ 60 Hz	LVDS	1920x1200 @ 60 Hz (dual LVDS mode)
	Or				Or	
	HDMI	4096x2160 @ 24 Hz, 24 bpp			eDP	4096x2304 @ 60 Hz, 24 bpp

6.1.3.1 HDMI

The conga-TC370 supports:

- up to two HDMI/DVI ports
- HDMI 1.4 specification
- up to 4096x2160 resolutions at 24 Hz
- 3D, 4Kx2K @ 24 Hz, Deep Color and x.v.Color
- Audio formats such as AC-3 Dolby Digital, Dolby Digital Plus, DTS-HD, LPCM, 192 KHz/24 bit, 8 channel, Dolby TrueHD, DTS-HD Master Audio (Lossless Blu-Ray Disc Audio Format)
- maximum of two independent HDMI displays



- 1. HDMI 2.0 support requires a Level Shifter Protocol Converter (LSPCON) on the carrier board.
- 2. Consumer electronics control (CEC) is not supported.

6.1.3.2 DVI

The conga-TC370 offers two DVI ports on the C–D connector. The DVI interfaces are multiplexed onto the Digital Display Interface of the COM Express connector with support for maximum resolution of 1920x1200 @ 60 Hz.

6.1.3.3 DisplayPort (DP)

The conga-TC370 supports:

- up to two DP ports
- VESA DisplayPort Standard 1.2
- data rate of 1.62 GT/s, 2.97 GT/s and 5.4 GT/s on 1, 2 or 4 data lanes
- up to 4096x2304 resolutions at 60 Hz
- Audio formats such as AC-3 Dolby Digital, Dolby Digital Plus, DTS-HD, LPCM, 192 KHz/24 bit, 8 channel, Dolby TrueHD, DTS-HD Master Audio (Lossless Blu-Ray Disc Audio Format)
- maximum of two independent DP displays



6.1.4 LVDS/eDP

The conga-TC370 offers an LVDS/eDP interface. This interface is configured in the BIOS to support LVDS by default. For eDP support, go to Advanced -> Graphics -> Active LFP Configuration of the BIOS setup menu and select "eDP".

The LVDS ¹ interface supports:

- single or dual channel LVDS (color depths of 18 bpp or 24 bpp)
- integrated flat panel interface with clock frequency up to 112 MHz
- VESA and OpenLDI LVDS color mappings
- automatic panel detection via Embedded Panel Interface based on VESA EDID™ 1.3
- resolution up to 1920x1200 in dual LVDS channel mode

The eDP ^{1,2} interface supports:

- eDP 1.4 specification
- Spread-Spectrum Clocking
- eDP display authentication



- ¹ The LVDS/eDP interface does not support both LVDS and eDP signals at the same time.
- ² The eDP interface does not support HDCP

6.1.5 VGA

The Intel® Whiskey Lake ULT SoC does not natively support VGA interface. However, the conga-TC370 can support this interface by integrating an optional DisplayPort to VGA adapter chip.



- 1. DDI2 is not supported if VGA is enabled.
- 2. For VGA support, you need a customized conga-TC370 variant.



6.1.6 SATA

The conga-TC370 offers three SATA interfaces (SATA 0-2) on the A-B connector. The interfaces support:

- independent DMA operation
- data transfer rates up to 6.0 Gb/s
- AHCI mode using memory space and RAID mode
- Hot-plug detect



The interface does not support legacy mode using I/O space.

6.1.7 USB

The conga-TC370 offers eight USB 2.0 interfaces on the A–B connector and four SuperSpeed signals on the C–D connector. The xHCI host controller supports:

- USB 3.1 specification
- SuperSpeedPlus, SuperSpeed, High-Speed, Full-Speed and Low-Speed USB signaling
- data transfers of up to 10 Gbps for USB 3.1 Gen 2 port
- data transfers of up to 5 Gbps for USB 3.1 Gen 1 port
- supports USB debug port on all USB 3.1 capable ports



The USB ports are configured in the BIOS setup menu to operate by default in Gen 1 mode. Before you change the default setting to Gen 2, ensure the carrier board is designed for Gen 2 operation. For Gen 2 design considerations, contact congatec technical support center.

6.1.8 Gigabit Ethernet

The conga-TC370 offers a Gigabit Ethernet interface via an onboard Intel® i219-LM/V Phy. The interface supports full-duplex operation at 10/100/1000 Mbps and half-duplex operation at 10/100 Mbps.



- 1. The GBEO_LINK# output is not active during a 10 Mb connection. It is only active during a 100 Mb or 1 Gb connection. This is a limitation of Ethernet Phy since it has only three LED outputs—ACT#, LINK100# and LINK1000#.
- 2. The GBE0_LINK# signal is a logic AND of the GBE0_LINK100# and GBE0_LINK1000# signals on the conga-TC370 module.

6.1.9 High Definition Audio (HDA) Interface

The conga-TC370 provides an HDA interface on the A-B connector.

6.1.10 LPC Bus

The conga-TC370 offers the LPC (Low Pin Count) bus through the Intel® 300 Series PCH-LP. For information about the decoded LPC addresses, see section 10.1.1 "LPC Bus".

6.1.11 I²C Bus

The I²C bus is implemented through the congatec board controller and accessed through the congatec CGOS driver and API. The controller provides a fast-mode multi-master I²C bus that has the maximum I²C bandwidth.

6.1.12 General Purpose Serial Interface

The conga-TC370 offers two standard 16C550 UARTs on the A–B connector via the congatec Board Controller. The interfaces support up to 115200 baud rate.



The UART interfaces do not support hardware handshake and flow control.



6.1.13 GPIOs

The conga-TC370 offers General Purpose Input/Output signals on the A–B connector. The GPIO signals are controlled by the congatec Board controller.


6.1.14 Power Control

PWR_OK

Power OK from main power supply or carrier board voltage regulator circuitry. A high value indicates that the power is good and the module can start its onboard power sequencing.

Carrier board hardware must drive this signal low until all power rails and clocks are stable. Releasing PWR_OK too early or not driving it low at all can cause numerous boot up problems. It is a good design practice to delay the PWR_OK signal a little (typically 100ms) after all carrier board power rails are up, to ensure a stable system.

A sample screenshot is shown below:






The module is kept in reset as long as the PWR_OK is driven by carrier board hardware.



The conga-TC370 PWR_OK input circuitry is implemented as shown below:



The voltage divider ensures that the input complies with 3.3 V CMOS characteristic and also makes it possible to use the module on carrier board designs that do not drive the PWR_OK signal. Although the PWR_OK input is not mandatory for the onboard power-up sequencing, it is strongly recommended that the carrier board hardware drives the signal low until it is safe to let the module boot-up.

When considering the above shown voltage divider circuitry and the transistor stage, the voltage measured at the PWR_OK input pin may be only around 0.8 V when the 12 V is applied to the module. Actively driving PWR_OK high is compliant to the COM Express specification but this can cause back driving. Therefore, congatec recommends driving the PWR_OK low to keep the module in reset and tri-state PWR_OK when the carrier board hardware is ready to boot.



The three typical usage scenarios for a carrier board design are:

- Connect PWR_OK to the "power good" signal of an ATX type power supply.
- Connect PWR_OK to the last voltage regulator in the chain on the carrier board.
- Simply pull PWR_OK with a 1k resistor to the carrier board 3.3 V power rail.

With this solution, you must ensure that by the time the 3.3 V is up, all carrier board hardware is fully powered and all clocks are stable.

The conga-TC370 supports the controlling of ATX-style power supplies. If you do not use an ATX power supply, do not connect the conga-TC370 pins SUS_S3/PS_ON, 5V_SB, and PWRBTN#.

SUS_S3#/PS_ON#

The SUS_S3#/PS_ON# (pin A15 on the A–B connector) signal is an active-low output that can be used to turn on the main outputs of an ATX-style power supply. To accomplish this the signal must be inverted with an inverter/transistor that is supplied by standby voltage and is located on the carrier board.

PWRBTN#

When using ATX-style power supplies, PWRBTN# (pin B12 on the A–B connector) is used to connect to a momentary-contact, active-low debounced push-button input while the other terminal on the push-button must be connected to ground. This signal is internally pulled up to $3V_SB$ using a $100 \text{ k}\Omega$ resistor. When PWRBTN# is asserted it indicates that an operator wants to turn the power on or off. The response to this signal from the system may vary as a result of modifications made in BIOS settings or by system software.

Standard 12V Power Supply Implementation Guidelines

The 12 volt input power is the sole operational power source for the conga-TC370. Other required voltages are generated internally on the module using onboard voltage regulators.

A carrier board designer should be aware of the following important information when designing a power supply for a conga-TC370 application:

• We noticed that occasionally problems occur when using a 12 V power supply that produces non monotonic voltage when powered up. The problem is that some internal circuits on the module (e.g. clock-generator chips) will generate their own reset signals when the supply voltage exceeds a certain voltage threshold. A voltage dip after passing this threshold may lead to these circuits becoming confused resulting in a malfunction. This problem is rare but has been observed in some mobile power supply applications. To ensure that this problem does not occur, observe the power supply rise waveform with an oscilloscope to determine if the rise is indeed monotonic and does not have any dips. Do this during the power supply qualification phase to ensure that the above mentioned problem does not occur in the application. For more information, see the "Power Supply Design Guide for Desktop Platform Form Factors" document at www.intel.com.



6.1.15 Power Management

ACPI

The conga-TC370 supports Advanced Configuration and Power Interface (ACPI) specification, revision 4.0a. It also supports Suspend to RAM (S3). For more information, see section 7.3 "ACPI Suspend Modes and Resume Events".

DEEP Sx

The Deep Sx is a lower power state employed to minimize the power consumption while in S3/S4/S5. In the Deep Sx state, the system entry condition determines if the system context is maintained or not. All power is shut off except for minimal logic which supports limited set of wake events for Deep Sx. The Deep Sx on resumption, puts system back into the state it is entered from. In other words, if Deep Sx state was entered from S3 state, then the resume path will place system back into S3.

S5e Power State

The conga-TC370 features a congated proprietary Enhanced Soft-Off power state. See section 7.2.7 "Enhanced Soft-Off State" for more information.



7 Additional Features

7.1 eMMC 5.1

The conga-TC370 offers an optional eMMC 5.1 flash onboard. Changes to the onboard eMMC may occur during the lifespan of the module in order to keep up with the rapidly changing eMMC technology.

The performance of the newer eMMC may vary depending on the eMMC technology.



For adequate operation of the eMMC, ensure that at least 15 % of the eMMC storage is reserved for vendor-specific functions."

7.2 congatec Board Controller (cBC)

The conga-TC370 is equipped with Microchip microcontroller. This onboard microcontroller plays an important role for most of the congatec embedded/industrial PC features. It fully isolates some of the embedded features such as system monitoring or the I²C bus from the x86 core architecture, which results in higher embedded feature performance and more reliability, even when the x86 processor is in a low power mode. It also ensures that the congatec embedded feature set is fully compatible amongst all congatec modules.

The board controller supports the following features:

7.2.1 Board Information

The cBC provides a rich data-set of manufacturing and board information such as serial number, EAN number, hardware and firmware revisions, and so on. It also keeps track of dynamically changing data like runtime meter and boot counter.

7.2.2 General Purpose Input/Output

The conga-TC370 offers general purpose inputs and outputs for custom system design. These GPIOs are controlled by the cBC.



7.2.3 Watchdog

The conga-TC370 is equipped with a multi stage watchdog solution that is triggered by software. For more information about the Watchdog feature, see the application note AN3_Watchdog.pdf on the congatec AG website at www.congatec.com.



The conga-TC370 module does not support the watchdog NMI mode.

7.2.4 I²C Bus

The conga-TC370 supports I²C bus. Thanks to the I²C host controller in the cBC, the I²C bus is multi-master capable and runs at fast mode.

7.2.5 Power Loss Control

The cBC has full control of the power-up of the module and therefore can be used to specify the behavior of the system after an AC power loss condition. Supported modes are "Always On", "Remain Off" and "Last State".

7.2.6 Fan Control

The conga-TC370 has additional signals and functions to further improve system management. One of these signals is FAN_PWMOUT, an output signal that allows system fan control using a PWM (Pulse Width Modulation) output. Additionally, there is an input signal called FAN_TACHOIN that provides the ability to monitor the system's fan RPMs (revolutions per minute). This signal must receive two pulses per revolution in order to produce an accurate reading. For this reason, a two pulse per revolution fan or similar hardware solution is recommended.



- 1. A four wire fan must be used to generate the correct speed readout.
- 2. For the correct fan control (FAN_PWMOUT, FAN_TACHIN) implementation, see the COM Express Design Guide.

7.2.7 Enhanced Soft-Off State

The conga-TC370 supports an enhanced Soft-Off state (S5e)—a congatec proprietary low-power Soft-Off state. In this state, the CPU module switches off almost all the onboard logic in order to reduce the power consumption to absolute minimum (between 0.05 mA and 0.09 mA).



Refer to congatec application note AN36_Enhanced_Soft_Off.pdf for detailed description of the S5e state.

7.3 OEM BIOS Customization

The conga-TC370 is equipped with congatec Embedded BIOS, which is based on American Megatrends Inc. Aptio UEFI firmware. The congatec Embedded BIOS allows system designers to modify the BIOS. For more information about customizing the congatec Embedded BIOS, refer to the congatec System Utility user's guide CGUTLm1x.pdf on the congatec website at www.congatec.com or contact technical support.

The customization features supported are described below:

7.3.1 OEM Default Settings

This feature allows system designers to create and store their own BIOS default configuration. Customized BIOS development by congatec for OEM default settings is no longer necessary because customers can easily perform this configuration by themselves using the congatec system utility CGUTIL. See congatec application note AN8_Create_OEM_Default_Map.pdf on the congatec website for details on how to add OEM default settings to the congatec Embedded BIOS.

7.3.2 OEM Boot Logo

This feature allows system designers to replace the standard text output displayed during POST with their own BIOS boot logo. Customized BIOS development by congatec for OEM Boot Logo is no longer necessary because customers can easily perform this configuration by themselves using the congatec system utility CGUTIL. See congatec application note AN8_Create_And_Add_Bootlogo.pdf on the congatec website for details on how to add OEM boot logo to the congatec Embedded BIOS.

7.3.3 OEM POST Logo

This feature allows system designers to replace the congatec POST logo displayed in the upper left corner of the screen during BIOS POST with their own BIOS POST logo. Use the congatec system utility CGUTIL 1.5.4 or later to replace/add the OEM POST logo.



7.3.4 OEM BIOS Code/Data

With the congatec embedded BIOS it is possible for system designers to add their own code to the BIOS POST process. The congatec Embedded BIOS first calls the OEM code before handing over control to the OS loader.

Except for custom specific code, this feature can also be used to support verb tables for HDA codecs, PCI/PCIe OpROMs, bootloaders, rare graphic modes and Super I/O controller initialization.



The OEM BIOS code of the new UEFI based firmware is only called when the CSM (Compatibility Support Module) is enabled in the BIOS setup menu. Contact congatec technical support for more information on how to add OEM code.

7.3.5 OEM DXE Driver

This feature allows designers to add their own UEFI DXE driver to the congatec embedded BIOS. Contact congatec technical support for more information on how to add an OEM DXE driver.

7.4 congatec Battery Management Interface

To facilitate the development of battery powered mobile systems based on embedded modules, congated AG defined an interface for the exchange of data between a CPU module (using an ACPI operating system) and a Smart Battery system. A system developed according to the congated Battery Management Interface Specification can provide the battery management functions supported by an ACPI capable operating system (for example, charge state of the battery, information about the battery, alarms/events for certain battery states and so on) without the need for additional modifications to the system BIOS.

In addition to the ACPI-Compliant Control Method Battery mentioned above, the latest versions of the conga-TC370 BIOS and board controller firmware also support LTC1760 battery manager from Linear Technology and a battery only solution (no charger). All three battery solutions are supported on the I2C bus and the SMBus. This gives the system designer more flexibility when choosing the appropriate battery sub-system.

For more information about this subject visit the congatec website and view the following documents:

- congatec Battery Management Interface Specification
- Battery System Design Guide
- conga-SBM³ User's Guide



7.5 API Support (CGOS)

In order to benefit from the above mentioned non-industry standard feature set, congatec provides an API that allows application software developers to easily integrate all these features into their code. The CGOS API (congatec Operating System Application Programming Interface) is the congatec proprietary API that is available for all commonly used Operating Systems such as Win32, Win64, Win CE, Linux. The architecture of the CGOS API driver provides the ability to write application software that runs unmodified on all congatec CPU modules. All the hardware related code is contained within the congatec embedded BIOS on the module. See section 1.1 of the CGOS API software developers guide, available on the congatec website.

7.6 Security Features

The conga-TC370 offers a discrete SPI TPM 2.0 (Infineon SLB9670VQ2.0) by default. To use the discrete TPM, ensure that the firmware-based TPM is disabled in the BIOS setup menu via the Advanced -> Platform Trust Technology -> fTPM. Save the changes and exit to complete the system configuration changes

7.7 Suspend to Ram

The Suspend to RAM feature is available on the conga-TC370.



8 conga Tech Notes

The conga-TC370 has some technological features that require additional explanation. The following section will give the reader a better understanding of some of these features.

8.1 Adaptive Thermal Monitor and Catastrophic Thermal Protection

Intel® Xeon, Core™ i7/i5/i3 and Celeron® and Pentium® processors have a thermal monitor feature that helps to control the processor temperature. The integrated TCC (Thermal Control Circuit) activates if the processor silicon reaches its maximum operating temperature. The activation temperature that the Intel® Thermal Monitor uses to activate the TCC can be slightly modified via TCC Activation Offset in BIOS setup submenu "CPU submenu".

The Adaptive Thermal Monitor controls the processor temperature using two methods:

- Adjusting the processor's operating frequency and core voltage (EIST transitions)
- Modulating (start/stop) the processor's internal clocks at a duty cycle of 25% on and 75% off

When activated, the TCC causes both processor core and graphics core to reduce frequency and voltage adaptively. The Adaptive Thermal Monitor will remain active as long as the package temperature remains at its specified limit. Therefore, the Adaptive Thermal Monitor will continue to reduce the package frequency and voltage until the TCC is de-activated. Clock modulation is activated if frequency and voltage adjustments are insufficient. Additional hardware, software driver, or operating system support is not required.

Intel®'s Core™ i7/i5/i3, Celeron® and Pentium® processors use the THERMTRIP# signal to shut down the system if the processor's silicon reaches a temperature of approximately 125°C. The THERMTRIP# signal activation is completely independent from processor activity and therefore does not produce any bus cycles.

Note

- 1. For THERMTRIP# to switch off the system automatically, use an ATX style power supply
- 2. The maximum operating temperature for Intel® Xeon, Core™ i7/i5/i3, Celeron® and Pentium® processors is 100°C
- 3. To ensure that the TCC is active for only short periods of time, thus reducing the impact on processor performance to a minimum, it is necessary to have a properly designed thermal solution. The Intel® Xeon, Core™ i7/i5/i3, Celeron® and Pentium® processor's respective datasheet can provide you with more information about this subject.



8.2 Processor Performance Control

8.2.1 Intel® SpeedStep® Technology (EIST)

Intel® processors found on the conga-TC370 run at different voltage/frequency states (performance states), which is referred to as Enhanced Intel® SpeedStep® Technology (EIST). Operating systems that support performance control take advantage of microprocessors that use several different performance states in order to efficiently operate the processor when it is not being fully used. The operating system will determine the necessary performance state that the processor should run at so that the optimal balance between performance and power consumption can be achieved during runtime. The Windows family of operating systems links its processor performance control policy to the power scheme setting. You must ensure that the power scheme setting you choose has the ability to support Enhanced Intel® SpeedStep® technology.

The 8th Generation Intel® Core™ processor family supports Intel Speed Shift, a new and energy efficient method for frequency control. This feature is also referred to as Hardware-controlled Performance States (HWP). It is a hardware implementation of the ACPI defined Collaborative Processor Performance Control (CPPC2) and is supported by newer operating systems (Win 8.1 or newer).

With this feature enabled, the processor autonomously selects performance states based on workload demand and thermal limits while also considering information provided by the OS e.g., the performance limits and workload history.

8.2.2 Intel® Turbo Boost Technology

Intel® Turbo Boost Technology allows processor cores to run faster than the base operating frequency if it is operating below power, current, and temperature specification limits. Intel® Turbo Boost Technology is activated when the Operating System (OS) requests the highest processor performance state. The maximum frequency of Intel® Turbo Boost Technology depends on the number of active cores. The amount of time the processor spends in the Intel Turbo Boost 2 Technology state depends on the workload and operating environment.

Any of the following can set the upper limit of Intel® Turbo Boost Technology on a given workload:

- Number of active cores
- Estimated current consumption
- Estimated power consumption
- Processor temperature

When the processor is operating below these limits and the user's workload demands additional performance, the processor frequency dynamically increases by 100 MHz on short and regular intervals until the upper limit is met or the maximum possible upside for the number of active cores is reached. For more information about Intel® Turbo Boost 2 Technology visit the Intel® website.





- 1. Only conga-TC370 variants that feature the Core™ i7, i5 and i3 processors support Intel® Turbo Boost 2 Technology. Refer to section 2.5 "Power Consumption" for information about the maximum turbo frequency available for each variant of the conga-TC370
- 2. For real-time sensitive applications, disable EIST and Turbo Mode in the BIOS setup to ensure a more deterministic performance.

8.3 Intel® Virtualization Technology

Intel® Virtualization Technology (Intel® VT) makes a single system appear as multiple independent systems to software. With this technology, multiple, independent operating systems can run simultaneously on a single system. The technology components support virtualization of platforms based on Intel architecture microprocessors and chipsets. Intel® Virtualization Technology for IA-32, Intel® 64 and Intel® Architecture (Intel® VT-x) added hardware support in the processor to improve the virtualization performance and robustness.

RTS Real-Time Hypervisor supports Intel VT and is verified on all current congatec x86 hardware.



congatec supports RTS Hypervisor.

8.4 Thermal Management

ACPI is responsible for allowing the operating system to play an important part in the system's thermal management. This results in the operating system having the ability to implement cooling decisions according to the demands of the application.

The conga-TC370 offers hardware-based support for passive and active cooling. Passive cooling is implemented in the Intel CPU via the Thermal Control Circuit (TCC) Activation Offset setting in the CPU configuration setup sub-menu. The TCC in the processor is activated at 100°C by default but can be lowered by the Activation Offset—for example, an activation offset of "10" will activate TCC at 90°C. ACPI OS support is not required. See section 8.1 "Adaptive Thermal Monitor and Catastrophic Thermal Protection" for more information.

The congated board controller supports active cooling solution. The board controller controls the fan's speed based on the temperature readings of the CPU. This feature does not require ACPI OS support. The only software-controlled thermal trip point on conga-TC370 is the Critical Trip Point. The active or passive cooling policy should ensure that the CPU temperature does not reach this trip point. However, if the critical trip point is reached, the OS will shut down properly in order to prevent damage to the system.

Use the "critical trip point" setup node in the BIOS setup menu to determine the temperature threshold at which the system shuts down.





The Automatic Critical Trip Point BIOS setting shuts down the system at 5°C above the maximum specified temperature of the processor

8.5 ACPI Suspend Modes and Resume Events

The conga-TC370 BIOS supports S3 (Suspend to RAM), S4 (Suspend to Disk) and S5 (Soft-Off).

Table 10 Wake Events

The table below lists the events that wake the system from S3.

Wake Event	Conditions/Remarks
Power Button	Wakes unconditionally from S3-S5.
Onboard LAN Event	Device driver must be configured for Wake On LAN support.
SMBALERT#	Wakes unconditionally from S3-S5.
PCI Express WAKE#	Wakes unconditionally from S3-S5.
WAKE#	Wakes unconditionally from S3.
PME#	Activate the wake up capabilities of a PCI device using Windows Device Manager configuration options for this device OR set Resume On PME# to Enabled in the Power setup menu.
USB Mouse/Keyboard Event	When Standby mode is set to S3, USB hardware must be powered by standby power source. Set USB Device Wakeup from S3/S4 to ENABLED in the ACPI setup menu (if setup node is available in BIOS setup program). In Device Manager look for the keyboard/mouse devices. Go to the Power Management tab and check 'Allow this device to bring the computer out of standby'.
RTC Alarm	Activate and configure Resume On RTC Alarm in the Power setup menu. Only available in S5.
Watchdog Power Button Event	Wakes unconditionally from S3-S5.



9 Signal Descriptions and Pinout Tables

The following section describes the signals found on COM Express™ Type 6 connectors used for congatec AG modules. The pinout of the modules complies with COM Express Type 6, rev. 3.0.

The table below describes the terminology used in this section. The PU/PD column indicates if a pull-up or pull-down resistor has been used. If the field entry area in this column for the signal is empty, then no pull-up or pull-down resistor has been implemented by congatec. The "#" symbol at the end of the signal name indicates that the active or asserted state occurs when the signal is at a low voltage level. When "#" is not present, the signal is asserted when at a high voltage level.



The Signal Description tables do not list internal pull-ups or pull-downs implemented by the chip vendors, only pull-ups or pull-downs implemented by congatec are listed. For information about the internal pull-ups or pull-downs implemented by the chip vendors, refer to the respective chip's datasheet.

Table 11 Signal Tables Terminology Descriptions

Term	Description
PU	congatec implemented pull-up resistor
PD	congatec implemented pull-down resistor
I/O 3.3V	Bi-directional signal 3.3V tolerant
I/O 5V	Bi-directional signal 5V tolerant
I 3.3V	Input 3.3V tolerant
I 5V	Input 5V tolerant
I/O 3.3VSB	Input or output 3.3V tolerant active in standby state
O 3.3V	Output 3.3V signal level
O 5V	Output 5V signal level
OD	Open drain output
Р	Power Input/Output
DDC	Display Data Channel
PCIE	PCI Express compatible differential signal. In compliance with PCI Express Specification.
PEG	PCI Express Graphics
SATA	In compliance with Serial ATA specification Revision 2.6 and 3.0.
LVDS	Low Voltage Differential Signal - 330 mV nominal; 450 mV maximum differential signal
REF	Reference voltage output. May be sourced from a module power plane.
PDS	Pull-down strap. A module output pin that is either tied to GND or is not connected. Used to signal module capabilities (pinout type) to the Carrier Board.



9.1 Connector Signal Descriptions

Table 12 Connector A–B Pinout

Pin	Row A	Pin	Row B	Pin	Row A	Pin	Row B
A1	GND (FIXED)	B1	GND (FIXED)	A56	PCIE_TX4-	B56	PCIE_RX4-
A2	GBE0_MDI3-	B2	GBE0_ACT#	A57	GND	B57	GPO2
А3	GBE0_MDI3+	В3	LPC_FRAME#/ESPI_CS0#	A58	PCIE_TX3+	B58	PCIE_RX3+
A4	GBE0_LINK100#	В4	LPC_AD0/ESPI_IO_0	A59	PCIE_TX3-	B59	PCIE_RX3-
A5	GBE0_LINK1000#	B5	LPC_AD1/ESPI_IO_1	A60	GND (FIXED)	B60	GND (FIXED)
A6	GBE0_MDI2-	В6	LPC_AD2/ESPI_IO_2	A61	PCIE_TX2+	B61	PCIE_RX2+
A7	GBE0_MDI2+	В7	LPC_AD3/ESPI_IO_3	A62	PCIE_TX2-	B62	PCIE_RX2-
A8	GBE0_LINK#	В8	LPC_DRQ0#/ESPI_ALERT0#	A63	GPI1	B63	GPO3
Α9	GBE0_MDI1-	В9	LPC_DRQ1#/ESPI_ALERT1#	A64	PCIE_TX1+	B64	PCIE_RX1+
A10	GBE0_MDI1+	B10	LPC_CLK/ESPI_CK	A65	PCIE_TX1-	B65	PCIE_RX1-
A11	GND (FIXED)	B11	GND (FIXED)	A66	GND	B66	WAKE0#
A12	GBE0_MDI0-	B12	PWRBTN#	A67	GPI2	B67	WAKE1#
A13	GBE0_MDI0+	B13	SMB_CK	A68	PCIE_TX0+	B68	PCIE_RX0+
A14	GBE0_CTREF ¹	B14	SMB_DAT	A69	PCIE_TX0-	B69	PCIE_RX0-
A15	SUS_S3#	B15	SMB_ALERT#	A70	GND (FIXED)	B70	GND (FIXED)
A16	SATA0_TX+	B16	SATA1_TX+	A71	eDP_TX2+/LVDS_A0+	B71	LVDS_B0+
A17	SATA0_TX-	B17	SATA1_TX-	A72	eDP_TX2-/LVDS_A0-	B72	LVDS_B0-
A18	SUS_S4#	B18	SUS_STAT#/ESPI_RESET#	A73	eDP_TX1+/LVDS_A1+	B73	LVDS_B1+
A19	SATA0_RX+	B19	SATA1_RX+	A74	eDP_TX1-/LVDS_A1-	B74	LVDS_B1-
A20	SATA0_RX-	B20	SATA1_RX-	A75	eDP_TX0+/LVDS_A2+	B75	LVDS_B2+
A21	GND (FIXED)	B21	GND (FIXED)	A76	eDP_TX0-/LVDS_A2-	B76	LVDS_B2-
A22	SATA2_TX+	B22	SATA3_TX+ 1	A77	eDP_VDD_EN/LVDS_VDD_EN	B77	LVDS_B3+
A23	SATA2_TX-	B23	SATA3_TX- 1	A78	LVDS_A3+	B78	LVDS_B3-
A24	SUS_S5#	B24	PWR_OK	A79	LVDS_A3-	B79	eDP_BKLT_EN/LVDS_BKLT_EN
A25	SATA2_RX+	B25	SATA3_RX+ 1	A80	GND (FIXED)	B80	GND (FIXED)
A26	SATA2_RX-	B26	SATA3_RX- ¹	A81	eDP_TX3+/LVDS_A_CK+	B81	LVDS_B_CK+
A27	BATLOW#	B27	WDT	A82	eDP_TX3-/LVDS_A_CK-	B82	LVDS_B_CK-
A28	(S)ATA_ACT#	B28	HDA_SDIN2 ¹	A83	eDP_AUX+/LVDS_I2C_CK	B83	eDP/LVDS_BKLT_CTRL
A29	HDA_SYNC	B29	HDA_SDIN1	A84	eDP_AUX-/LVDS_I2C_DAT	B84	VCC_5V_SBY
A30	HDA_RST#	B30	HDA_SDIN0	A85	GPI3	B85	VCC_5V_SBY

Pin	Row A	Pin	Row B	Pin	Row A	Pin	Row B
A31	GND (FIXED)	B31	GND (FIXED)	A86	RSVD	B86	VCC_5V_SBY
A32	HDA_BITCLK	B32	SPKR ³	A87	eDP_HPD	B87	VCC_5V_SBY
A33	HDA_SDOUT ³	B33	I2C_CK	A88	PCIE_CLK_REF+	B88	BIOS_DIS1# ³
A34	BIOS_DIS0# ³/ESPI_SAFS	B34	I2C_DAT	A89	PCIE_CLK_REF-	B89	VGA_RED
A35	THRMTRIP#	B35	THRM#	A90	GND (FIXED)	B90	GND (FIXED)
A36	USB6-	B36	USB7-	A91	SPI_POWER	B91	VGA_GRN
A37	USB6+	B37	USB7+	A92	SPI_MISO ³	B92	VGA_BLU
A38	USB_6_7_OC#	B38	USB_4_5_OC#	A93	GPO0	B93	VGA_HSYNC
A39	USB4-	B39	USB5-	A94	SPI_CLK	B94	VGA_VSYNC
A40	USB4+	B40	USB5+	A95	SPI_MOSI ³	B95	VGA_I2C_CK
A41	GND (FIXED)	B41	GND (FIXED)	A96	TPM_PP	B96	VGA_I2C_DAT
A42	USB2-	B42	USB3-	A97	TYPE10# 1	B97	SPI_CS#
A43	USB2+	B43	USB3+	A98	SERO_TX	B98	RSVD ¹
A44	USB_2_3_OC#	B44	USB_0_1_OC#	A99	SERO_RX	B99	RSVD ¹
A45	USB0-	B45	USB1-	A100	GND (FIXED)	B100	GND (FIXED)
A46	USB0+	B46	USB1+	A101	SER1_TX	B101	FAN_PWMOUT
A47	VCC_RTC	B47	ESPI_EN# ²	A102	SER1_RX	B102	FAN_TACHIN
A48	RSVD ¹	B48	USB0_HOST_PRSNT ²	A103	LID#	B103	SLEEP#
A49	GBE0_SDP ¹	B49	SYS_RESET#	A104	VCC_12V	B104	VCC_12V
A50	LPC_SERIRQ/ESPI_CS1#	B50	CB_RESET#	A105	VCC_12V	B105	VCC_12V
A51	GND (FIXED)	B51	GND (FIXED)	A106	VCC_12V	B106	VCC_12V
A52	PCIE_TX5+	B52	PCIE_RX5+	A107	VCC_12V	B107	VCC_12V
A53	PCIE_TX5-	B53	PCIE_RX5-	A108	VCC_12V	B108	VCC_12V
A54	GPI0	B54	GPO1	A109	VCC_12V	B109	VCC_12V
A55	PCIE_TX4+	B55	PCIE_RX4+	A110	GND (FIXED)	B110	GND (FIXED)



- ^{1.} Not connected
- ^{2.} Not supported
- ^{3.} Bootstrap signals



Table 13 Connector C–D Pinout

Pin	Row C	Pin	Row D	Pin	Row C	Pin	Row D
C1	GND (FIXED)	D1	GND (FIXED)	C56	C56 PEG_RX1-		PEG_TX1-
C2	GND	D2	GND	C57	57 TYPE1# ¹		TYPE2#
C3	USB_SSRX0-	D3	USB_SSTX0-	C58	PEG_RX2+ 1	D58	PEG_TX2+ 1
C4	USB_SSRX0+	D4	USB_SSTX0+	C59	PEG_RX2-1	D59	PEG_TX2-1
C5	GND	D5	GND	C60	GND (FIXED)	D60	GND (FIXED)
C6	USB_SSRX1-	D6	USB_SSTX1-	C61	PEG_RX3+ 1	D61	PEG_TX3+ 1
C7	USB_SSRX1+	D7	USB_SSTX1+	C62	PEG_RX3-1	D62	PEG_TX3-1
C8	GND	D8	GND	C63	RSVD	D63	RSVD ¹
C9	USB_SSRX2-	D9	USB_SSTX2-	C64	RSVD	D64	RSVD ¹
C10	USB_SSRX2+	D10	USB_SSTX2+	C65	PEG_RX4+ 1	D65	PEG_TX4+ 1
C11	GND (FIXED)	D11	GND (FIXED)	C66	PEG_RX4-1	D66	PEG_TX4-1
C12	USB_SSRX3-	D12	USB_SSTX3-	C67	RAPID_SHUTDOWN 1,2	D67	GND
C13	USB_SSRX3+	D13	USB_SSTX3+	C68	PEG_RX5+ 1	D68	PEG_TX5+ 1
C14	GND	D14	GND	C69	PEG_RX5-1	D69	PEG_TX5- 1
C15	DDI1_PAIR6+ 1	D15	DDI1_CTRLCLK_AUX+	C70	GND (FIXED)	D70	GND (FIXED)
C16	DDI1_PAIR6- 1	D16	DDI1_CTRLDATA_AUX- 3	C71	PEG_RX6+ 1	D71	PEG_TX6+ 1
C17	RSVD	D17	RSVD	C72	PEG_RX6-1	D72	PEG_TX6-1
C18	RSVD	D18	RSVD	C73	GND	D73	GND
C19	PCIE_RX6+	D19	PCIE_TX6+	C74	PEG_RX7+ 1	D74	PEG_TX7+ 1
C20	PCIE_RX6-	D20	PCIE_TX6-	C75	PEG_RX7- 1	D75	PEG_TX7- 1
C21	GND (FIXED)	D21	GND (FIXED)	C76	GND	D76	GND
C22	PCIE_RX7+	D22	PCIE_TX7+	C77	RSVD ¹	D77	RSVD ¹
C23	PCIE_RX7-	D23	PCIE_TX7-	C78	PEG_RX8+ 1	D78	PEG_TX8+ 1
C24	DDI1_HPD	D24	RSVD	C79	PEG_RX8-1	D79	PEG_TX8-1
C25	DDI1_PAIR4+ 1	D25	RSVD	C80	GND (FIXED)	D80	GND (FIXED)
C26	DDI1_PAIR4-1	D26	DDI1_PAIR0+	C81	PEG_RX9+ 1	D81	PEG_TX9+ 1
C27	RSVD	D27	DDI1_PAIR0-	C82	PEG_RX9-1	D82	PEG_TX9-1
C28	RSVD	D28	RSVD ¹	C83	RSVD ¹	D83	RSVD ¹
C29	DDI1_PAIR5+ 1	D29	DDI1_PAIR1+	C84	GND	D84	GND
C30	DDI1_PAIR5- 1	D30	DDI1_PAIR1-	C85	PEG_RX10+ 1	D85	PEG_TX10+ 1
C31	GND (FIXED)	D31	GND (FIXED)	C86	PEG_RX10- 1	D86	PEG_TX10-1
C32	DDI2_CTRLCLK_AUX+	D32	DDI1_PAIR2+	C87	GND	D87	GND

Pin	Row C	Pin	Row D	Pin	Row C	Pin	Row D
C33	DDI2_CTRLDATA_AUX- 3	D33	DDI1_PAIR2-	C88	PEG_RX11+ 1	D88	PEG_TX11+ 1
C34	DDI2_DDC_AUX_SEL	D34	DDI1_DDC_AUX_SEL	C89	PEG_RX11- 1	D89	PEG_TX11- 1
C35	RSVD	D35	RSVD ¹	C90	GND (FIXED)	D90	GND (FIXED)
C36	DDI3_CTRLCLK_AUX+ 1	D36	DDI1_PAIR3+	C91	PEG_RX12+ 1	D91	PEG_TX12+ 1
C37	DDI3_CTRLDATA_AUX- 1	D37	DDI1_PAIR3-	C92	PEG_RX12-1	D92	PEG_TX12- 1
C38	DDI3_DDC_AUX_SEL 1	D38	RSVD ¹	C93	GND	D93	GND
C39	DDI3_PAIR0+ 1	D39	DDI2_PAIR0+	C94	PEG_RX13+ 1	D94	PEG_TX13+ 1
C40	DDI3_PAIRO- 1	D40	DDI2_PAIR0-	C95	PEG_RX13-1	D95	PEG_TX13- 1
C41	GND (FIXED)	D41	GND (FIXED)	C96	GND	D96	GND
C42	DDI3_PAIR1+ 1	D42	DDI2_PAIR1+	C97	RVSD ¹	D97	RSVD ¹
C43	DDI3_PAIR1- 1	D43	DDI2_PAIR1-	C98	PEG_RX14+ 1	D98	PEG_TX14+ 1
C44	DDI3_HPD ¹	D44	DDI2_HPD	C99	PEG_RX14-1	D99	PEG_TX14- 1
C45	RSVD	D45	RSVD ¹	C100	GND (FIXED)	D100	GND (FIXED)
C46	DDI3_PAIR2+ 1	D46	DDI2_PAIR2+	C101	PEG_RX15+ 1	D101	PEG_TX15+ 1
C47	DDI3_PAIR2- 1	D47	DDI2_PAIR2-	C102	PEG_RX15-1	D102	PEG_TX15-1
C48	RSVD	D48	RSVD ¹	C103	GND	D103	GND
C49	DDI3_PAIR3+ 1	D49	DDI2_PAIR3+	C104	VCC_12V	D104	VCC_12V
C50	DDI3_PAIR3- 1	D50	DDI2_PAIR3-	C105	VCC_12V	D105	VCC_12V
C51	GND (FIXED)	D51	GND (FIXED)	C106	VCC_12V	D106	VCC_12V
C52	PEG_RX0+	D52	PEG_TX0+	C107	VCC_12V	D107	VCC_12V
C53	PEG_RX0-	D53	PEG_TX0-	C108	VCC_12V	D108	VCC_12V
C54	TYPE0# ¹	D54	PEG_LANE_RV# 1	C109	VCC_12V	D109	VCC_12V
C55	PEG_RX1+	D55	PEG_TX1+	C110	GND (FIXED)	D110	GND (FIXED)



- 1. Not connected
- ^{2.} Not supported
- ^{3.} Bootstrap signals



Table 14 PCI Express Signal Descriptions (General Purpose)

PCIE_TX0+ PCIE_TX0+ PCIE_TX0- PCIE_TX0- PCIE_TX0- A69 PCIE_TX0- A69 PCIE_TX0- PCIE_TX0- A69 PCIE_TX1- B64 PCIE_EX1+ B65 PCIE_TX1- B65 PCIE_TX1- PCIE_TX2- PCIE_TX3- PCIE_TX4- PCIE_TX5- PC	Signal	Pin #	Description	I/O	PU/PD	Comment
PCIE_TX0+ PCIE_TX0- A69 PCIE_TX1- PCIE_RX1+ PCIE_RX1- B64 PCIE_RX1- B65 PCIE_TX1- PCIE_TX1+ A64 PCIE_TX1- A65 PCIE_TX1- A65 PCIE_TX2- PCIE_TX2- B61 PCIE_TX2- B62 PCIE_TX2- B62 PCIE_TX2- B62 PCIE_TX2- B63 PCIE_TX2- B64 PCIE_TX2- B65 PCIE_TX2- B65 PCIE_TX2- B66 PCIE_TX2- B67 PCIE_TX2- B67 PCIE_TX2- B68 PCIE_TX2- B68 PCIE_TX2- B69 PCIE_TX2- B69 PCIE_TX2- B60 PCIE_TX2- B61 PCIE_TX2- B61 PCIE_TX2- B62 PCIE_TX2- B62 PCIE_TX2- B62 PCIE_TX2- B63 PCIE_TX3- B58 PCIE_TX3- B58 PCIE_TX3- B59 PCIE_TX4- B55 PCIE_TX4- B55 PCIE_TX4- B55 PCIE_TX4- B55 PCIE_TX4- B55 PCIE_TX4- B55 PCIE_TX4- B56 PCIE_TX4- B55 PCIE_TX4- B56 PCIE_TX4- B56 PCIE_TX4- B56 PCIE_TX4- B55 PCIE_TX4- B56 PCIE_TX4- B56 PCIE_TX4- B56 PCIE_TX4- B57 PCIE_TX4- B56 PCIE_TX4- B56 PCIE_TX4- B56 PCIE_TX5- B53 PCIE_TX5- B54 PCIE_TX5- B55 PCIE_TX5- B57 PCIE_TX5			PCI Express channel 0, Receive Input differential pair	I PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_TX0- A69 PCIE_RX1+ B64 PCI Express channel 1, Receive Input differential pair PCIE_RX1- B65 PCIE_TX1+ A64 PCI Express channel 1, Transmit Output differential pair PCIE_TX1- A65 PCIE_TX1- A65 PCIE_TX1- A65 PCIE_TX2- B62 PCIE_TX2- B62 PCIE_TX2- A62 PCIE_TX2- A62 PCIE_TX2- A62 PCIE_TX2- A62 PCIE_TX3- A65 PCIE_TX3- A65 PCIE_TX3- A58 PCIE_TX3- A59 PCIE_TX3- A59 PCIE_TX3- A59 PCIE_TX3- A59 PCIE_TX4- B55 PCIE_TX4- B55 PCIE_TX4- B55 PCIE_TX4- A55 PCIE_TX4- A55 PCIE_TX4- A55 PCIE_TX4- A56 PCIE_TX5- B52 PCIE_TX5- A52 PCIE_TX6- C19 PCIE_TX5- A52 PCIE_TX6- C19 PCIE_TX5- A52 PCIE_TX6- C19 PCIE_TX6- A52 PCIE_TX6- C19 PCIE_TX6- A52 PCIE_TX6- A52 PCIE_TX6- A52 PCIE_TX6- C19 PCIE_TX6- A52 PCIE_TX6- A52 PCIE_TX6- A52 PCIE_TX6- A52 PCIE_TX6- C19 PCIE_TX6- A52 PCIE_TX6- A54 PCIE_TX6- A54 PCIE_TX6- A55 PCIE_TX6- A54 PCIE_TX6- A55 PCIE_TX6- A54 PCIE_TX6- A55 PCIE_TX6- A54 PCIE_TX6- A55 PCIE_TX6- A55 PCIE_TX6- A56 PCIE_TX6- A56 PCIE_TX6- A56 PCIE_TX6- A56 PCIE_TX6- A57 PCIE_TX6- A57 PCIE_TX6- A58 PCIE_TX6- B54 PC						
PCIE_RX1+ PCIE_RX1- B65 PCIE_TX1+ A64 PCI Express channel 1, Receive Input differential pair PCIE_TX1+ A65 PCIE_TX1- A65 PCIE_TX1- A65 PCIE_RX2+ B61 PCI Express channel 2, Receive Input differential pair PCIE_RX2- PCIE_RX2- PCIE_RX2- PCIE_TX2- A61 PCI Express channel 2, Transmit Output differential pair PCIE_TX2- PCIE_RX3- PCIE_RX3- PCIE_RX3- PCIE_RX3- PCIE_RX3- PCIE_TX3- PCIE_TX4- PCIE_TX5- P			PCI Express channel 0, Transmit Output differential pair	O PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_TX1+ PCIE_TX1+ PCIE_TX1- PCIE_TX1- PCIE_TX1- PCIE_TX1- A65 PCI Express channel 1, Transmit Output differential pair PCIE_TX2- PCIE_TX2- PCIE_TX2- PCIE_TX2- PCIE_TX2- PCIE_TX2- PCIE_TX2- PCIE_TX2- A62 PCIE_TX2- PCIE_TX2- PCIE_TX2- PCIE_TX3- PCIE_TX4- PCIE_TX5- P						
PCIE_TX1+ PCIE_TX1- A65 PCI Express channel 1, Transmit Output differential pair PCIE_TX1- A65 PCI Express channel 2, Receive Input differential pair PCIE_TX2- PCIE_TX2- PCIE_TX2- PCIE_TX2- A61 PCI Express channel 2, Transmit Output differential pair PCIE_TX2- PCIE_TX2- A62 PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX4- PCIE_TX5- P			PCI Express channel 1, Receive Input differential pair	I PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_TX1- PCIE_RX2+ PCIE_RX2- PCIE_TX2- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX4- PCIE_TX5- PCIE_T	PCIE_RX1-	B65				
PCIE_RX2+ B61 PCI Express channel 2, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise PCIE_TX2+ A61 PCI Express channel 2, Transmit Output differential pair PCIE Supports PCI Express Base Specification, Revise PCIE_TX2- A62 PCIE_RX3+ B58 PCI Express channel 3, Receive Input differential pair PCIE Supports PCI Express Base Specification, Revise PCIE_TX3- B59 PCI Express channel 3, Transmit Output differential pair PCIE Supports PCI Express Base Specification, Revise PCIE_TX3- A59 PCI Express channel 3, Transmit Output differential pair PCIE_RX4+ B55 PCIE_RX4- B56 PCIE_TX4- B56 PCIE_TX4- B56 PCIE_TX4- A55 PCIE_TX4- A55 PCIE_TX4- A55 PCIE_TX4- A55 PCIE_TX4- A55 PCIE_TX4- A56 PCIE_TX5- B52 PCI Express channel 5, Receive Input differential pair PCIE Supports PCI Express Base Specification, Revise PCIE_TX5- B53 PCIE_TX5- B53 PCIE_TX5- A53 PCIE_TX5- B54 PCIE_TX5- A55 PCIE_TX5- A55 PCIE_TX5- A56 PCIE_TX5- A56 PCIE_TX5- A56 PCIE_TX5- A57 PCIE_TX5- A58 P	PCIE_TX1+	A64	PCI Express channel 1, Transmit Output differential pair	O PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_TX2+ A61 PCI Express channel 2, Transmit Output differential pair PCIE_TX2+ A62 PCI Express channel 3, Receive Input differential pair PCIE_TX3+ B58 PCI Express channel 3, Receive Input differential pair PCIE_TX3+ A58 PCI Express channel 3, Transmit Output differential pair PCIE_TX3+ A58 PCI Express channel 3, Transmit Output differential pair PCIE_TX3- A59 PCI Express channel 4, Receive Input differential pair PCIE_TX4- B55 PCI Express channel 4, Receive Input differential pair PCIE_TX4+ A55 PCI Express channel 4, Transmit Output differential pair PCIE_TX4- A55 PCI Express channel 4, Transmit Output differential pair PCIE_TX4- A55 PCIE_TX4- A55 PCIE_TX4- A55 PCIE_TX4- A55 PCIE_TX5- B52 PCI Express channel 5, Receive Input differential pair PCIE_TX5- B52 PCI Express channel 5, Receive Input differential pair PCIE_TX5- A53 PCIE_TX5- A53 PCIE_TX5- A53 PCIE_TX5- A53 PCIE_TX5- A53 PCIE_TX5- A53 PCIE_TX5- C19 PCI Express channel 6, Receive Input differential pair IPCIE Supports PCI Express Base Specification, Revision PCIE_TX5- PCIE_TX5- A53 PCIE_TX5- C19 PCI Express channel 6, Receive Input differential pair IPCIE Supports PCI Express Base Specification, Revision PCIE_TX5- A53 PCIE_TX5- A54 PCIE_TX5- A55 PCIE_TX5-	PCIE_TX1-	A65				
PCIE_RX2- PCIE_TX2+ PCIE_TX2+ PCIE_TX2- PCIE_RX3+ PCIE_RX3+ PCIE_RX3- PCIE_RX4- PCIE_RX5- PCIE_R	PCIE_RX2+	B61	PCI Express channel 2, Receive Input differential pair	I PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_TX2- PCIE_RX3+ PCIE_RX3- PCIE_RX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX4- PCIE_RX4- PCIE_TX4- PCIE_RX5- PCIE_RX5- PCIE_RX5- PCIE_RX5- PCIE_RX5- PCIE_TX5- PCIE_RX6- PCIE_R	PCIE_RX2-	B62				
PCIE_TX2- PCIE_RX3+ PCIE_RX3- PCIE_RX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX4- PCIE_RX4- PCIE_TX4- PCIE_RX5- PCIE_RX5- PCIE_RX5- PCIE_RX5- PCIE_RX5- PCIE_RX5- PCIE_RX5- PCIE_TX5- PCIE_TX5- PCIE_TX5- PCIE_TX5- PCIE_TX5- PCIE_TX5- PCIE_TX5- PCIE_TX5- PCIE_RX6- PCIE_R	PCIE_TX2+	A61	PCI Express channel 2, Transmit Output differential pair	O PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_TX3+ PCIE_TX3+ PCIE_TX3+ PCIE_TX3- PCIE_RX4+ PCIE_RX4+ PCIE_RX4- PCIE_RX4- PCIE_RX4- PCIE_RX4- PCIE_TX4- PCIE_RX4- PCIE_TX4- PCIE_RX5- PCIE_TX5- PCIE_TX5- PCIE_TX5- PCIE_TX5- PCIE_TX5- PCIE_RX6- PCIE_R	PCIE_TX2-					
PCIE_TX3+ PCIE_TX3+ PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_TX3- PCIE_RX4+ PCIE_RX4- PCIE_RX4- PCIE_RX4- PCIE_TX4- PCIE_TX5- PCIE_RX5- PCIE_RX5- PCIE_RX5- PCIE_RX5- PCIE_RX5- PCIE_RX5- PCIE_TX5- PCIE_RX6- PCIE_R	PCIE_RX3+	B58	PCI Express channel 3, Receive Input differential pair	I PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_TX3- A59 PCIE_RX4+ B55 PCI Express channel 4, Receive Input differential pair I PCIE PCIE_RX4- B56 PCIE_TX4+ A55 PCI Express channel 4, Transmit Output differential pair O PCIE PCIE_TX4- A56 PCIE_TX4- A56 PCIE_RX5- B52 PCI Express channel 5, Receive Input differential pair I PCIE PCIE_RX5- B53 PCIE_TX5- A52 PCI Express channel 5, Transmit Output differential pair O PCIE PCIE_TX5- A53 PCIE_RX6+ C19 PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise O PCIE PCIE_RX6- PCIE_RX6- C19 PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise O PCIE PCIE_RX6- PCIE_RX6- PCI Express Base Specification, Revise O PCIE PCIE_RX6- P						
PCIE_TX3- A59 PCIE_RX4+ B55 PCI Express channel 4, Receive Input differential pair I PCIE PCIE_RX4- B56 PCIE_TX4+ A55 PCI Express channel 4, Transmit Output differential pair O PCIE PCIE_TX4- A56 PCIE_TX4- A56 PCIE_RX5- B52 PCI Express channel 5, Receive Input differential pair I PCIE PCIE_RX5- B53 PCIE_TX5- A52 PCI Express channel 5, Transmit Output differential pair O PCIE PCIE_TX5- A53 PCIE_RX6+ C19 PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise O PCIE PCIE_RX6- PCIE_RX6- C19 PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise O PCIE PCIE_RX6- PCIE_RX6- PCI Express Base Specification, Revise O PCIE PCIE_RX6- P	PCIE TX3+	A58	PCI Express channel 3, Transmit Output differential pair	O PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_RX4+ PCIE_RX4- PCIE_RX4- PCIE_RX4- PCIE_TX4+ A55 PCI Express channel 4, Receive Input differential pair PCIE_TX4+ A56 PCIE_TX4- PCIE_TX4- A56 PCI Express channel 4, Transmit Output differential pair PCIE_RX5- PCIE_RX5- PCIE_RX5- PCIE_RX5- PCIE_RX5- PCIE_RX5- PCIE_TX5- A52 PCI Express channel 5, Receive Input differential pair PCIE_TX5- A53 PCIE_RX6-						
PCIE_RX4- PCIE_TX4+ PCIE_TX4- PCIE_TX4- PCIE_TX4- PCIE_TX4- PCIE_TX4- PCIE_TX4- PCIE_TX4- PCIE_TX5- PCIE_RX5- PCIE_R		B55	PCI Express channel 4. Receive Input differential pair	I PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_TX4+ A55 PCI Express channel 4, Transmit Output differential pair O PCIE PCIE_TX4- A56 PCIE_RX5+ B52 PCI Express channel 5, Receive Input differential pair I PCIE PCIE_RX5- B53 PCIE_TX5- A52 PCI Express channel 5, Transmit Output differential pair O PCIE PCIE_TX5- A53 PCIE_TX5- A53 PCIE_TX5- A53 PCIE_TX5- A53 PCIE_RX6+ C19 PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revisation, Revisat			, , , , , , , , , , , , , , , , , , ,			
PCIE_TX4- A56 PCIE_RX5+ B52 PCI Express channel 5, Receive Input differential pair I PCIE PCIE_RX5- B53 PCIE_TX5+ A52 PCI Express channel 5, Transmit Output differential pair O PCIE PCIE_TX5- A53 PCIE_TX6+ C19 PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise PCIE_TX5- A53 PCIE_RX6+ C19 PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise PCIE_RX6+ C19 PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise PCIE_RX6+ C19 PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise PCIE_RX6+ C19 PCI Express Channel 6, Receive Input differential pair I PCIE		A55	PCI Express channel 4. Transmit Output differential pair	O PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_RX5+ B52 PCI Express channel 5, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise PCIE_RX5- B53 PCIE_TX5+ A52 PCI Express channel 5, Transmit Output differential pair O PCIE Supports PCI Express Base Specification, Revise PCIE_TX5- A53 PCIE_RX6+ C19 PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise PCIE_RX6+ C19 PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise PCIE_RX6+ C19 PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise PCIE_RX6+ C19 PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise PCIE_RX6+ PC			,			
PCIE_RX5- B53		B52	PCI Express channel 5. Receive Input differential pair	I PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_TX5+ A52 PCI Express channel 5, Transmit Output differential pair O PCIE Supports PCI Express Base Specification, Revise PCIE_TX5- A53 PCIE_RX6+ C19 PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise PCIE_RX6+ C19 PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise PCIE_RX6+ C19 PCI Express Channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revise PCIE_RX6+ C19 PCIE_RX6						
PCIE_TX5- A53 A53 Supports PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revision		A52	PCI Express channel 5. Transmit Output differential pair	O PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_RX6+ C19 PCI Express channel 6, Receive Input differential pair I PCIE Supports PCI Express Base Specification, Revis			· · · · · · · · · · · · · · · · · · ·			
		C19	PCI Express channel 6. Receive Input differential pair	I PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_TX6+ D19 PCI Express channel 6, Transmit Output differential pair O PCIE Supports PCI Express Base Specification, Revisional PCIE_TX6+ D19 PCI Express Channel 6, Transmit Output differential pair O PCIE Supports PCI Express Base Specification, Revisional PCIE Supports PCI Express Base Specification, PCIE Supports PCI Express Base Specification, PCIE Supports P			PCI Express channel 6. Transmit Output differential pair	O PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_TX6- D20						
			PCI Express channel 7. Receive Input differential pair	I PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_RX7- C23						
			PCI Express channel 7. Transmit Output differential pair	O PCIF		Supports PCI Express Base Specification, Revision 3.0
PCIE_TX7- D23			. 2 all all all all all all all all al	3 . 3.2		1
=	_		PCI Express Reference Clock output for all PCI Express	O PCIF		A PCI Express Gen2/3 compliant clock buffer chip must be
				0.012		used on the carrier board if the design involves more than
one PCI Express device.						



PCIe lanes 4 and 5 are not supported if the optional PEG port is implemented.



Table 15 PCI Express Signal Descriptions (x16 Graphics)

Signal	Pin #	Description	I/O	PU/PD	Comment
PEG_RX0+	C52	PCI Express Graphics Receive Input differential pairs.	I PCIE		Optional x1 or x2 PEG port
PEG_RX0-	C53	Note: Can also be used as PCI Express Receive Input differential pairs 16 through 31 known			(requires re-routing of PCIe
PEG_RX1+	C55	as PCIE_RX[16-31] + and			lanes 4 and/or 5)
PEG_RX1-	C56				
PEG_RX2+	C58				
PEG_RX2-	C59				
PEG_RX3+	C61				
PEG_RX3-	C62				
PEG_RX4+	C65				
PEG_RX4-	C66				
PEG_RX5+	C68				
PEG_RX5-	C69				
PEG_RX6+	C71				
PEG_RX6-	C72				
PEG_RX7+	C74				
PEG_RX7-	C75				
PEG_RX8+	C78				
PEG_RX8-	C79				
PEG_RX9+	C81				
PEG_RX9-	C82				
PEG_RX10+	C85				
PEG_RX10-	C86				
PEG_RX11+	C88				
PEG_RX11-	C89				
PEG_RX12+	C91				
PEG_RX12-	C92				
PEG_RX13+	C94				
PEG_RX13-	C95				
PEG_RX14+	C98				
PEG_RX14-	C99				
PEG_RX15+	C101				
PEG_RX15-	C102				



Signal	Pin #	Description	I/O	PU/PD	Comment
PEG_TX0+	D52	PCI Express Graphics Transmit Output differential pairs.	O PCIE		Optional x1 or x2 PEG port
PEG_TX0-	D53	Note: Can also be used as PCI Express Transmit Output differential pairs 16 through 31			(requires re-routing of PCIe
PEG_TX1+	D55	known as PCIE_TX[16-31] + and			lanes 4 and/or 5)
PEG_TX1-	D56				,
PEG_TX2+	D58				
PEG_TX2-	D59				
PEG_TX3+	D61				
PEG_TX3-	D62				
PEG_TX4+	D65				
PEG_TX4-	D66				
PEG_TX5+	D68				
PEG_TX5-	D69				
PEG_TX6+	D71				
PEG_TX6-	D72				
PEG_TX7+	D74				
PEG_TX7-	D75				
PEG_TX8+	D78				
PEG_TX8-	D79				
PEG_TX9+	D81				
PEG_TX9-	D82				
PEG_TX10+	D85				
PEG_TX10-	D86				
PEG_TX11+	D88				
PEG_TX11-	D89				
PEG_TX12+	D91				
PEG_TX12-	D92				
PEG_TX13+	D94				
PEG_TX13-	D95				
PEG_TX14+	D98				
PEG_TX14-	D99				
PEG_TX15+	D101				
PEG_TX15-	D102				
PEG_LANE_RV#	D54	PCI Express Graphics lane reversal input strap. Pull low on the carrier board to reverse lane			Not supported.
		order.			



The conga-TC370 offers optional x1 or x2 PEG port via PCIe lanes 4 or 5, or both. For PEG port support, you need a customized conga-TC370 variant (assembly option).

Table 16 DDI Signal Description

Signal	Pin #	Description	I/O	PU/PD	Comment
DDI1_PAIR0+	D26	Multiplexed with DP1_LANE0+ and TMDS1_DATA2+	O PCIE		
DDI1_PAIR0-	D27	Multiplexed with DP1_LANE0- and TMDS1_DATA2-			
DDI1_PAIR1+	D29	Multiplexed with DP1_LANE1+ and TMDS1_DATA1+	O PCIE		
DDI1_PAIR1-	D30	Multiplexed with DP1_LANE1- and TMDS1_DATA1-			
DDI1_PAIR2+	D32	Multiplexed with DP1_LANE2+ and TMDS1_DATA0+	O PCIE		
DDI1_PAIR2-	D33	Multiplexed with DP1_LANE2- and TMDS1_DATA0-			
DDI1_PAIR3+	D36	Multiplexed with DP1_LANE3+ and TMDS1_CLK+	O PCIE		
DDI1_PAIR3-	D37	Multiplexed with DP1_LANE3- and TMDS1_CLK-			
DDI1_PAIR4+	C25	Digital Display Interface 1, differential pair 4			Not supported
DDI1_PAIR4-	C26				
DDI1_PAIR5+	C29	Digital Display Interface 1, differential pair 5			Not supported
DDI1_PAIR5-	C30				
DDI1_PAIR6+	C15	Digital Display Interface 1, differential pair 6			Not supported
DDI1_PAIR6-	C16				
DDI1_HPD	C24	Multiplexed with DP1_HPD and HDMI1_HPD	I 3.3 V	PD 1 MΩ	
DDI1_CTRLCLK_AUX+	D15	Multiplexed with DP1_AUX+ and HMDI1_CTRLCLK.		PD 100 kΩ	
		DP AUX+ function if DDI1_DDC_AUX_SEL is no connect.	I/O PCIE		
		HDMI/DVI I2C CTRLCLK if DDI1_DDC_AUX_SEL is pulled high	I/O OD 3.3 V		
DDI1_CTRLDATA_AUX-1	D16	Multiplexed with DP1_AUX- and HDMI1_CTRLDATA.		PU 100 kΩ	DDI1_CTRLDATA_AUX- is a
		DP AUX- function if DDI1_DDC_AUX_SEL is no connect.	I/O PCIE	3.3V	bootstrap signal (see note below).
		HDMI/DVI I2C CTRLDATA if DDI1_DDC_AUX_SEL is pulled high	I/O OD 3.3 V		DDI enable strap already populated.
DDI1_DDC_AUX_SEL	D34	Selects the function of DDI1_CTRLCLK_AUX+ and DDI1_CTRLDATA_AUX	I 3.3 V	PD 1 MΩ	
		This pin shall have a IM pull-down to logic ground on the module. If this			
		input is floating, the AUX pair is used for the DP AUX+/- signals. If pulled-			
- DDIO DAIDO	D.00	high, the AUX pair contains the CTRLCLK and CTRLDATA signals.	0.0015		
DDI2_PAIR0+	D39	Multiplexed with DP2_LANE0+ and TMDS2_DATA2+	O PCIE		
DDI2_PAIR0-	D40	Multiplexed with DP2_LANE0- and TMDS2_DATA2-	0.0015		
DDI2_PAIR1+ DDI2_PAIR1-	D42 D43	Multiplexed with DP2_LANE1+ and TMDS2_DATA1+ Multiplexed with DP2_LANE1- and TMDS2_DATA1-	O PCIE		
		·	O DOLE		
DDI2_PAIR2+	D46	Multiplexed with DP2_LANE2+ and TMDS2_DATA0+	O PCIE		
DDI2_PAIR2-	D47	Multiplexed with DP2_LANE2- and TMDS2_DATA0-	O DOLE		
DDI2_PAIR3+	D49	Multiplexed with DP2_LANE3+ and TMDS2_CLK+	O PCIE		
DDI2_PAIR3-	D50	Multiplexed with DP2_LANE3- and TMDS2_CLK-	1221/	DD 100 L 0	
DDI2_HPD	D44	Multiplexed with DP2_HPD and HDMI2_HPD	1 3.3 V	PD 100 kΩ	
DDI2_CTRLCLK_AUX+	C32	Multiplexed with DP2_AUX+ and HDMI2_CTRLCLK.	L/O DOIE	PD 100 kΩ	
		DP AUX+ function if DDI2_DDC_AUX_SEL is no connect.	I/O PCIE		
DDI2 CTDI DATA ALIV 1	C22	HDMI/DVI I2C CTRLCLK if DDI2_DDC_AUX_SEL is pulled high	I/O OD 3.3 V	DI 100 I 0	DDI2 CTDI DATA ALIV
DDI2_CTRLDATA_AUX-1	C33	Multiplexed with DP2_AUX- and HDMI2_CTRLDATA.	I/O PCIE	PU 100 kΩ 3.3 V	DDI2_CTRLDATA_AUX- is a bootstrap signal (see note below).
		DP AUX- function if DDI2_DDC_AUX_SEL is no connect. HDMI/DVI I2C CTRLDATA if DDI2_DDC_AUX_SEL is pulled high.	1/O PCIE 1/O OD 3.3 V		DDI enable strap already populated.
	1	THE MILE OF REDATA IT DE LE DUC_AUX_3EL IS PUTE A NIGH.	11/0 00 3.3 V		וטטן enable strap affeady populated.



Signal	Pin #	Description	I/O	PU/PD	Comment
DDI2_DDC_AUX_SEL	C34	Selects the function of DDI2_CTRLCLK_AUX+ and DDI2_CTRLDATA_AUX This pin shall have a 1M pull-down to logic ground on the module. If this input is floating, the AUX pair is used for the DP AUX+/- signals. If pulled-high, the AUX pair contains the CTRLCLK and CTRLDATA signals	I 3.3V	PD 1 MΩ	
DDI3_PAIR0+ DDI3_PAIR0-	C39 C40	Multiplexed with DP3_LANE0+ and TMDS3_DATA2+ Multiplexed with DP3_LANE0- and TMDS3_DATA2-	O PCIE		Not supported
DDI3_PAIR1+ DDI3_PAIR1-	C42 C43	Multiplexed with DP3_LANE1+ and TMDS3_DATA1+ Multiplexed with DP3_LANE1- and TMDS3_DATA1-	O PCIE		Not supported
DDI3_PAIR2+ DDI3_PAIR2-	C46 C47	Multiplexed with DP3_LANE2+ and TMDS3_DATA0+ Multiplexed with DP3_LANE2- and TMDS3_DATA0-	O PCIE		Not supported
DDI3_PAIR3+ DDI3_PAIR3-	C49 C50	Multiplexed with DP3_LANE3+ and TMDS3_CLK+ Multiplexed with DP3_LANE3- and TMDS3_CLK-	O PCIE		Not supported
DDI3_HPD	C44	Multiplexed with DP3_HPD and HDMI3_HPD	1 3.3 V		Not supported
DDI3_CTRLCLK_AUX+	C36	Multiplexed with DP3_AUX+ and HDMI3_CTRLCLK. DP AUX+ function if DDI3_DDC_AUX_SEL is no connect. HDMI/DVI I2C CTRLCLK if DDI3_DDC_AUX_SEL is pulled high	I/O PCIE I/O OD 3.3 V		Not supported
DDI3_CTRLDATA_AUX-1	C37	Multiplexed with DP3_AUX- and HDMI3_CTRLDATA. DP AUX- function if DDI3_DDC_AUX_SEL is no connect. HDMI/DVI I2C CTRLDATA if DDI3_DDC_AUX_SEL is pulled high.	I/O PCIE I/O OD 3.3 V		Not supported
DDI3_DDC_AUX_SEL	C38	Selects the function of DDI3_CTRLCLK_AUX+ and DDI3_CTRLDATA_AUX This pin shall have a IM pull-down to logic ground on the module. If this input is floating, the AUX pair is used for the DP AUX+/- signals. If pulled-high, the AUX pair contains the CTRLCLK and CTRLDATA signals	I 3.3 V		Not supported



^{1.} These signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 9.2 "Bootstrap Signals".

Table 17 HDMI Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
TMDS1_CLK +	D36	HDMI/DVI TMDS Clock output differential pair.	O PCIE		
TMDS1_CLK -	D37	Multiplexed with DDI1_PAIR3+ and DDI1_PAIR3			
TMDS1_DATA0+	D32	HDMI/DVI TMDS differential pair.	O PCIE		
TMDS1_DATA0-	D33	Multiplexed with DDI1_PAIR2+ and DDI1_PAIR2			
TMDS1_DATA1+	D29	HDMI/DVI TMDS differential pair.	O PCIE		
TMDS1_DATA1-	D30	Multiplexed with DDI1_PAIR1+ and DDI1_PAIR1			
TMDS1_DATA2+	D26	HDMI/DVI TMDS differential pair.	O PCIE		
TMDS1_DATA2-	D27	Multiplexed with DDI1_PAIR0+ and DDI1_PAIR0			



Signal	Pin #	Description	I/O	PU/PD	Comment
HDMI1_HPD	C24	HDMI/DVI Hot-plug detect.	I PCIE	PD 1 MΩ	
		Multiplexed with DDI1_HPD.			
HDMI1_CTRLCLK	D15	HDMI/DVI I ² C Control Clock	I/O OD 3.3 V	PD 100 kΩ	
		Multiplexed with DDI1_CTRLCLK_AUX+			
HDMI1_CTRLDATA 1	D16	HDMI/DVI I ² C Control Data	I/O OD 3.3 V	PU 100 kΩ	HDMI1_CTRLDATA is a bootstrap signal (see note below).
		Multiplexed with DDI1_CTRLDATA_AUX-		3.3 V	HDMI enable strap already populated
TMDS2_CLK +	D49	HDMI/DVI TMDS Clock output differential pair	O PCIE		
TMDS2_CLK -	D50	Multiplexed with DDI2_PAIR3+ and DDI2_PAIR3			
TMDS2_DATA0+	D46	HDMI/DVI TMDS differential pair.	O PCIE		
TMDS2_DATA0-	D47	Multiplexed with DDI2_PAIR2+ and DDI2_PAIR2			
TMDS2_DATA1+	D42	HDMI/DVI TMDS differential pair.	O PCIE		
TMDS2_DATA1-	D43	Multiplexed with DDI2_PAIR1+ and DDI2_PAIR1			
TMDS2_DATA2+	D39	HDMI/DVI TMDS differential pair.	O PCIE		
TMDS2_DATA2-	D40	Multiplexed with DDI2_PAIR0+ and DDI2_PAIR0			
HDMI2_HPD	D44	HDMI/DVI Hot-plug detect.	I PCIE	PD 1 MΩ	
		Multiplexed with DDI2_HPD			
HDMI2_CTRLCLK	C32	HDMI/DVI I ² C Control Clock	I/O OD 3.3 V	PD 100 kΩ	
		Multiplexed with DDI2_CTRLCLK_AUX+			
HDM12_CTRLDATA 1	C33	HDMI/DVI I ² C Control Data	I/O OD 3.3 V	PU 100 kΩ	HDMI2_CTRLDATA is a bootstrap signal (see note below).
		Multiplexed with DDI2_CTRLDATA_AUX-		3.3 V	HDMI enable strap is already populated.
TMDS3_CLK +	C49	HDMI/DVI TMDS Clock output differential pair	O PCIE		Not supported
TMDS3_CLK -	C50	Multiplexed with DDI3_PAIR3+ and DDI3_PAIR3			
TMDS3_DATA0+	C46	HDMI/DVI TMDS differential pair.	O PCIE		Not supported
TMDS3_DATA0-	C47	Multiplexed with DDI3_PAIR2+ and DDI3_PAIR2			
TMDS3_DATA1+	C42	HDMI/DVI TMDS differential pair.	O PCIE		Not supported
TMDS3_DATA1-	C43	Multiplexed with DDI3_PAIR1+ and DDI3_PAIR1			
TMDS3_DATA2+	C39	HDMI/DVI TMDS differential pair.	O PCIE		Not supported
TMDS3_DATA2-	C40	Multiplexed with DDI3_PAIR0+ and DDI3_PAIR0			
HDMI3_HPD	C44	HDMI/DVI Hot-plug detect.	I PCIE		Not supported
		Multiplexed with DDI3_HPD.			
HDMI3_CTRLCLK	C36	HDMI/DVI I ² C Control Clock	I/O OD 3.3 V		Not supported
		Multiplexed with DDI3_CTRLCLK_AUX+			
HDMI3_CTRLDATA 1	C37	HDMI/DVI I ² C Control Data	I/O OD 3.3 V		Not supported
		Multiplexed with DDI3_CTRLDATA_AUX-			



^{1.} These signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 9.2 "Bootstrap Signals".

Table 18 DisplayPort (DP) Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
DP1_LANE3+ DP1_LANE3-	D36 D37	Uni-directional main link for the transport of isochronous streams and secondary data.	O PCIE		
		Multiplexed with DDI1_PAIR3+ and DDI1_PAIR3-			
DP1_LANE2+	D32	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP1_LANE2-	D33	secondary data. Multiplexed with DDI1_PAIR2+ and DDI1_PAIR2-			
DP1_LANE1+	D29	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP1_LANE1-	D30	secondary data. Multiplexed with DDI1_PAIR1+ and DDI1_PAIR1-			
DP1_LANE0+	D26	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP1_LANE0-	D27	secondary data. Multiplexed with DDI1_PAIR0+ and DDI1_PAIR0-			
DP1_HPD	C24	Detection of Hot Plug / Unplug and notification of the link layer. Multiplexed with DDI1_HPD	I 3.3 V	PD 1 MΩ	
DP1_AUX+	D15	Half-duplex bi-directional AUX channel for services such as link configuration or maintenance and EDID access.	I/O PCIE	PD 100 kΩ	
DP1_AUX- 1	D16	Half-duplex bi-directional AUX channel for services such as link configuration or maintenance and EDID access.	I/O PCIE	PU 100 kΩ 3.3 V	DP1_AUX- is a bootstrap signal (see note below). DP enable strap is already populated.
DP2_LANE3+	D49	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP2_LANE3-	D50	secondary data. Multiplexed with DDI2_PAIR3+ and DDI2_PAIR3-			
DP2_LANE2+	D46	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP2_LANE2-	D47	secondary data. Multiplexed with DDI2_PAIR2+ and DDI2_PAIR2-			
DP2_LANE1+	D42	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP2_LANE1-	D43	secondary data. Multiplexed with DDI2_PAIR1+ and DDI2_PAIR1-			
DP2_LANE0+	D39	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP2_LANE0-	D40	secondary data. Multiplexed with DDI2_PAIR0+ and DDI1_PAIR0-			
DP2_HPD	D44	Detection of Hot Plug / Unplug and notification of the link layer. Multiplexed with DDI2_HPD	I 3.3 V	PD 1 MΩ	
DP2_AUX+	C32	Half-duplex bi-directional AUX channel for services such as link configuration or maintenance and EDID access.	I/O PCIE	PD 100 kΩ	
DP2_AUX-1	C33	Half-duplex bi-directional AUX channel for services such as link configuration or maintenance and EDID access.	I/O PCIE	PU 100 kΩ 3.3 V	DP2_AUX- is a bootstrap signal (see note below). DP enable strap already populated
DP3_LANE3+	C49	Uni-directional main link for the transport of isochronous streams and	O PCIE		Not supported
DP3_LANE3-	C50	secondary data. Multiplexed with DDI3_PAIR3+ and DDI3_PAIR3-			
DP3_LANE2+	C46	Uni-directional main link for the transport of isochronous streams and	O PCIE		Not supported
DP3_LANE2-	C47	secondary data. Multiplexed with DDI3_PAIR2+ and DDI3_PAIR2-			

Signal	Pin #	Description	I/O	PU/PD	Comment
DP3_LANE1+	C42	Uni-directional main link for the transport of isochronous streams and	O PCIE		Not supported
DP3_LANE1-	C43	secondary data.			
		Multiplexed with DDI3_PAIR1+ and DDI3_PAIR1-			
DP3_LANE0+	C39	Uni-directional main link for the transport of isochronous streams and	O PCIE		Not supported
DP3_LANE0-	C40	secondary data.			
		Multiplexed with DDI3_PAIR0+ and DDI3_PAIR0-			
DP3_HPD	C44	Detection of Hot Plug / Unplug and notification of the link layer.	1 3.3 V		Not supported
		Multiplexed with DDI3_HPD			
DP3_AUX+	C36	Half-duplex bi-directional AUX channel for services such as link configuration	I/O PCIE		Not supported
		or maintenance and EDID access.			
DP3_AUX- 1	C37	Half-duplex bi-directional AUX channel for services such as link configuration	I/O PCIE		Not supported
		or maintenance and EDID access.			



^{1.} These signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 9.2 "Bootstrap Signals".

Table 19 Embedded DisplayPort Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
eDP_TX3+	A81	eDP differential pairs	AC coupled off		
eDP_TX3-	A82		module.		
eDP_TX2+	A71				
eDP_TX2-	A72				
eDP_TX1+	A73				
eDP_TX1-	A74				
eDP_TX0+	A75				
eDP_TX0-	A76				
eDP_VDD_EN	A77	eDP power enable	O 3.3 V		
eDP_BKLT_EN	B79	eDP backlight enable	O 3.3 V		
eDP_BKLT_CTRL	B83	eDP backlight brightness control	O 3.3 V		
eDP_AUX+	A83	eDP AUX+	AC coupled off		
			module		
eDP_AUX-	A84	eDP AUX-	AC coupled off		
			module		
eDP_HPD	A87	Detection of hot plug / unplug and notification of the link layer	I 3.3 V	PD 1M kΩ	



Table 20 CRT Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
VGA_RED	B89	Red for monitor; analog DAC output designed to drive a 37.5-Ohm equivalent load	O Analog	PD 150R	Optional
VGA_GRN	B91	Green for monitor; analog DAC output designed to drive a 37.5-Ohm equivalent load.	O Analog	PD 150R	
VGA_BLU	B92	Blue for monitor. Analog DAC output, designed to drive a 37.5-Ohm equivalent load	O Analog	PD 150R	
VGA_HSYNC	B93	Horizontal sync output to VGA monitor	O 3.3 V		
VGA_VSYNC	B94	Vertical sync output to VGA monitor	O 3.3 V		
VGA_I2C_CK	B95	DDC clock line (I ² C port dedicated to identify VGA monitor capabilities)	I/O OD 5 V	PU 2k2 3.3 V	
VGA_I2C_DAT	B96	DDC data line	I/O OD 5 V	PU 2k2 3.3 V	



To support the VGA interface, you need a customized conga-TC370 variant (assembly option).

Table 21 LVDS Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
LVDS_A0+	A71	LVDS Channel A differential pairs	O LVDS		
LVDS_A0-	A72	·			
LVDS_A1+	A73				
LVDS_A1-	A74				
LVDS_A2+	A75				
LVDS_A2-	A76				
LVDS_A3+	A78				
LVDS_A3-	A79				
LVDS_A_CK+	A81	LVDS Channel A differential clock	O LVDS		
LVDS_A_CK-	A82				
LVDS_B0+	B71	LVDS Channel B differential pairs	O LVDS		
LVDS_B0-	B72				
LVDS_B1+	B73				
LVDS_B1-	B74				
LVDS_B2+	B75				
LVDS_B2-	B76				
LVDS_B3+	B77				
LVDS_B3-	B78				
LVDS_B_CK+	B81	LVDS Channel B differential clock	O LVDS		
LVDS_B_CK-	B82				
LVDS_VDD_EN	A77	LVDS panel power enable	O 3.3 V		
LVDS_BKLT_EN	B79	LVDS panel backlight enable	O 3.3 V		
LVDS_BKLT_CTRL	B83	LVDS panel backlight brightness control	O 3.3 V		
LVDS_I2C_CK	A83	DDC lines used for flat panel detection and control	I/O 3.3 V	PU 2k2 3.3 V	PU for LVDS support (default)
LVDS_I2C_DAT	A84	DDC lines used for flat panel detection and control	I/O 3.3 V	PU 2k2 3.3 V	PU for LVDS support (default)

TCWLm11



Table 22 Serial ATA Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SATA0_RX+	A19	Serial ATA channel 0, receive input differential pair	I SATA		Supports Serial ATA specification, Revision 3.0
SATA0_RX-	A20				
SATA0_TX+	A16	Serial ATA channel 0, transmit output differential pair	O SATA		Supports Serial ATA specification, Revision 3.0
SATA0_TX-	A17				
SATA1_RX+	B19	Serial ATA channel 1, receive input differential pair	I SATA		Supports Serial ATA specification, Revision 3.0
SATA1_RX-	B20				
SATA1_TX+	B16	Serial ATA channel 1, transmit output differential pair	O SATA		Supports Serial ATA specification, Revision 3.0
SATA1_TX-	B17				
SATA2_RX+	A25	Serial ATA channel 2, receive input differential pair	I SATA		Supports Serial ATA specification, Revision 3.0
SATA2_RX-	A26				
SATA2_TX+	A22	Serial ATA channel 2, transmit output differential pair	O SATA		Supports Serial ATA specification, Revision 3.0
SATA2_TX-	A23				
SATA3_RX+	B25	Serial ATA channel 3, receive input differential pair	I SATA		Not supported.
SATA3_RX-	B26				The Intel chipset supports only 3 SATA ports.
SATA3_TX+	B22	Serial ATA channel 3, transmit output differential pair	O SATA		Not supported.
SATA3_TX-	B23				The Intel chipset supports only 3 SATA ports.
(S)ATA_ACT#	A28	Seial ATA activity indicator, active low	I/O 3.3 V		

Table 23 USB 2. 0 Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
USB0+	B46	USB Port 0, data + or D+	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB0-	B45	USB Port 0, data - or D-	1/0		USB 2.0 compliant. Backwards compatible to USB 1.1
USB1+	A46	USB Port 1, data + or D+	1/0		USB 2.0 compliant. Backwards compatible to USB 1.1
USB1-	A45	USB Port 1, data - or D-	1/0		USB 2.0 compliant. Backwards compatible to USB 1.1
USB2+	A43	USB Port 2, data + or D+	1/0		USB 2.0 compliant. Backwards compatible to USB 1.1
USB2-	A42	USB Port 2, data - or D-	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB3+	B43	USB Port 3, data + or D+	1/0		USB 2.0 compliant. Backwards compatible to USB 1.1
USB3-	B42	USB Port 3, data - or D-	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB4+	A40	USB Port 4, data + or D+	1/0		USB 2.0 compliant. Backwards compatible to USB 1.1
USB4-	A39	USB Port 4, data - or D-	1/0		USB 2.0 compliant. Backwards compatible to USB 1.1
USB5+	B40	USB Port 5, data + or D+	1/0		USB 2.0 compliant. Backwards compatible to USB 1.1
USB5-	B39	USB Port 5, data - or D-	1/0		USB 2.0 compliant. Backwards compatible to USB 1.1
USB6+	A37	USB Port 6, data + or D+	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB6-	A36	USB Port 6, data - or D-	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB7+	B37	USB Port 7, data + or D+	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB7-	B36	USB Port 7, data - or D-	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1



Signal	Pin #	Description	I/O	PU/PD	Comment
USB_0_1_OC# 1	B44	USB over-current sense, USB ports 0 and 1. A pull-up for this line shall be present on the module. An open drain driver from a USB current	1 3.3 VSB	PU 10 kΩ 3.3 VSB	Do not pull this line high on the carrier board.
		monitor on the carrier board may drive this line low.	3.5 V3D	3.3 V3D	
USB_2_3_OC# ¹	A44	USB over-current sense, USB ports 2 and 3. A pull-up for this line shall be present on the module. An open drain driver from a USB current	1 3.3 VSB	PU 10 kΩ 3.3 VSB	Do not pull this line high on the carrier board.
		monitor on the carrier board may drive this line low	3.3 V3D	3.3 V3D	
USB_4_5_OC# 1	B38	USB over-current sense, USB ports 4 and 5. A pull-up for this line shall		PU 10 kΩ	Do not pull this line high on the carrier board.
		be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low.	3.3 VSB	3.3 VSB	
USB_6_7_OC# 1	A38	USB over-current sense, USB ports 6 and 7. A pull-up for this line shall	I	PU 10 kΩ	
		be present on the module. An open drain driver from a USB current	3.3 VSB	3.3 VSB	
		monitor on the carrier board may drive this line low.			
USB0_HOST_	B48	Module USB client may detect the presence of a USB host on USB0. A		PD 1 MΩ	Not Supported
PRSNT		high values indicates that a host is present.	3.3 VSB		



¹ These signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 9.2 "Bootstrap Signals".

Table 24 USB 3.0 Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
USB_SSRX0+	C4	Additional receive signal differential pairs for the Superspeed USB data path			
USB_SSRX0-	C3		I		
USB_SSTX0+	D4	Additional transmit signal differential pairs for the Superspeed USB data path	0		
USB_SSTX0-	D3		0		
USB_SSRX1+	C7	Additional receive signal differential pairs for the Superspeed USB data path	I		
USB_SSRX1-	C6		1		
USB_SSTX1+	D7	Additional transmit signal differential pairs for the Superspeed USB data path	0		
USB_SSTX1-	D6		0		
USB_SSRX2+	C10	Additional receive signal differential pairs for the Superspeed USB data path	1		
USB_SSRX2-	C9		1		
USB_SSTX2+	D10	Additional transmit signal differential pairs for the Superspeed USB data path	0		
USB_SSTX2-	D9		0		
USB_SSRX3+	C13	Additional receive signal differential pairs for the Superspeed USB data path	1		
USB_SSRX3-	C12		1		
USB_SSTX3+	D13	Additional transmit signal differential pairs for the Superspeed USB data path	0		
USB_SSTX3-	D12		0		



Table 25 Gigabit Ethernet Signal Descriptions

Gigabit Ethernet	Pin #	Description				I/O	PU/PD	Comment
GBE0_MDI0+ GBE0_MDI0- GBE0_MDI1+	A13 A12 A10		ontroller 0: Media Deper n 1000, 100, and 10 Mbps ollowing:	I/O Analog				
GBE0_MDI1-	A9		1000BASE-T	100BASE-TX	10BASE-T			
GBE0_MDI2+	A7	MDI[0]+/-	B1_DA+/-	TX+/-	TX+/-			
GBE0_MDI2- GBE0 MDI3+	A6 A3	MDI[1]+/-	B1_DB+/-	RX+/-	RX+/-			
GBE0_MDI3-	A2	MDI[2]+/-	B1_DC+/-					
0520 <u>_</u> 510		MDI[3]+/-	B1_DD+/-					
GBE0_ACT#	B2	Gigabit Ethernet C	controller 0 activity indicat	tor, active low		OD 3.3 V		
GBE0_LINK# 1, 2	A8	Gigabit Ethernet C	ontroller 0 link indicator,	active low		OD 3.3 V		
GBE0_LINK100# ²	A4	Gigabit Ethernet C	ontroller 0 100 Mbps link	indicator, active low		OD 3.3 V		
GBE0_LINK1000# ²	A5	Gigabit Ethernet C	ontroller 0 1000 Mbps lin	k indicator, active low		OD 3.3 V		
GBE0_CTREF	A14	voltage is determine high as 3.3 V. The r	for Carrier Board Etherne ned by the requirements of eference voltage output s nce is shorted to ground,	REF		Not connected		
GBE0_SDP	A49	Gigabit Ethernet C such as a 1 pps sig		nable Pin. Can also be us	sed for IEEE1588 support	I/O		Not connected



^{1.} The GBE0_LINK# output is not active during a 10 Mb connection. It is only active during a 100 Mb or 1 Gb connection. This is a limitation of Ethernet Phy since it only has 3 LED outputs—ACT#, LINK100# and LINK1000#.

^{2.} The GBE0_LINK# signal is a logic AND of the GBE0_LINK100# and GBE0_LINK1000# signals on the conga-TC370 module.

Table 26 High Definition Audio Link Signals Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
HDA_RST# ²	A30	Reset output to codec; active low	O 3.3 V		
HDA_SYNC ²	A29	Sample-synchronization signal to the codec(s)	O 3.3 V		
HDA_BITCLK ²	A32	Serial data clock generated by the external codec(s)	O 3.3 V		
HDA_SDOUT 1, 2	A33	Serial TDM data output to the codec	O 3.3 V		HDA_SDOUT is a bootstrap signal
HDA_SDIN[1:0] ¹	B29-B30	Serial TDM data inputs from up to three codecs	I 3.3 V		HDA_SDIN2 (pin B28) is not connected



- ^{1.} This signal has special functionality during the reset process. It may bootstrap some basic important functions of the module. For more information refer to section 9.2 "Bootstrap Signals".
- ^{2.} AC'97 codecs are not supported.

Table 27 LPC Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
LPC_AD[0:3]/	B4-B7	LPC Mode: LPC multiplexed address, command and data bus	I/O 3.3 V		
ESPI_IO [0:3] ¹		ESPI Mode: eSPI Master Data Input/Outputs. These are bi-directional input/output pins used to transfer data master and slaves. Multiplexed with LPC_AD[0:3]	I/O 1.8 V		
LPC_FRAME#/	В3	LPC Mode: LPC Frame indicates the start of a LPC cycle.	O 3.3 V		
ESPI_CS0# ¹		ESPI Mode: eSPI Master Chip Select Outputs driving chip Select0#. A low selects a particular eSPI slave for the transaction. Each of the eSPI slaves is connected to a dedicated Chip Select pin.	O 1.8 V		
LPC_CLK/	B10	LPC Mode: LPC clock output, 33MHz	O 3.3 V		
ESPI_CK ¹		ESPI MOde: eSPI Master Clock Output: This pin provides the reference timing for all the serial input and output operations.	O 1.8 V		
LPC_DRQ[0:1]#/	B8	LPC Mode: LPC serial DMA request	13.3 V	PU 1 KΩ 3.3 VSB	
ESPI_ALERT[0:1]# 1		ESPI Mode: eSPI pins used by eSPI slave to request service from the eSPI master.	I 1.8 V	PU 1 KΩ 1.8 VSB	
LPC_SERIRQ/	A50	LPC Mode: LPC serial interrupt	I/O 3.3 V	PU 10 KΩ 3.3 V	
ESPI_CS1# ¹		ESPI Mode: eSPI Master Chip Select Outputs driving Chip Select#. A low selects a particular eSPI slave for the transaction. Each of the eSPI slaves is connected to a dedicated Chip Select# pin.	O 1.8 V	PU 10 KΩ 1.8 V	
SUS_STAT#/ ESPI_RESET# ¹	B18	LPC Mode: Indicates imminent suspend operation. It is used to notify LPC devices that a low power state will be entered soon. LPC devices may need to preserve memory or isolate outputs during the low power state.	O 3.3 V		
		ESPI Mode: Resets the eSPI interface for both master and slaves. It is typically driven from eSPI master to esPI slaves.	O 1.8 V		



Signal	Pin#	Description	I/O	PU/PD	Comment
ESPI_EN# ^{1,}		This signal is used by the carrier to indicate the operating mode of the LPC/eSPI bus. If left unconnected on the carrier, LPC mode (default) is selected. If pulled to GND on the carrier, eSPI mode is selected. This signal is pulled to a logic high on the module through a resistor. The carrier should only float this line or pull it low.			Not supported



^{1.} The conga-TC370 does not support ESPI mode.

Table 28 SPI BIOS Flash Interface Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SPI_CS#	B97	Chip select for Carrier Board SPI BIOS Flash	O 3.3 VSB		Carrier shall pull to SPI_POWER when external SPI is provided but not used
SPI_MISO ¹	A92	Data in to module from carrier board SPI BIOS flash	I 3.3 VSB		external 31 his provided but not used
SPI_MOSI ¹	A95	Data out from module to carrier board SPI BIOS flash	O 3.3 VSB	PU 100 KΩ 3.3 VSB	SPI_MOSI is a bootstrap signal (see note below)
SPI_CLK	A94	Clock from module to carrier board SPI BIOS flash	O 3.3 VSB		
SPI_POWER	A91	Power source for carrier board SPI BIOS flash. SPI_POWER shall be used to power SPI BIOS flash on the carrier only.	3.3 VSB		
BIOS_DIS0#	A34	Selection strap to determine the BIOS boot device	1 3.3 VSB	PU 10 KΩ 3.3 VSB	Carrier shall be left as no-connect
BIOS_DIS1#	B88	Selection strap to determine the BIOS boot device. Refer to table 4.13 of the COM Express Module Base Specification 3.0 for strapping options of BIOS disable signals.	I 3.3 VSB	PU 10 KΩ 3.3 VSB	Carrier shall be left as no-connect



^{1.} These signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 9.2 "Bootstrap Signals".

Table 29 Miscellaneous Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
I2C_CK	B33	General purpose I ² C port clock output/input	I/O 3.3 V	PU 2K2 3.3 VSB	
I2C_DAT	B34	General purpose I ² C port data I/O line	I/O 3.3 V	PU 2K2 3.3 VSB	
SPKR ¹	B32	Output for audio enunciator, the "speaker" in PC-AT systems	O 3.3 V		SPKR is a bootstrap signal (see note below)
WDT	B27	Output indicating that a watchdog time-out event has occurred.	O 3.3 V	PD 100 KΩ	
FAN_PWMOUT ²	B101	Fan speed control. Uses the Pulse Width Modulation (PWM) technique to control	O OD		
		the fan's RPM.	3.3 V		
FAN_TACHIN ²	B102	Fan tachometer input.	IOD	PU 47 KΩ 3.3 V	Requires a fan with a two pulse
					output
TPM_PP	A96	Physical Presence pin of Trusted Platform Module (TPM). Active high. TPM chip has an internal pull-down. This signal is used to indicate Physical Presence to the TPM.	I 3.3 V	PD 1 KΩ	



^{1.} This signal has special functionality during the reset process. It may bootstrap some basic important functions of the module. For more information refer to section 9.2 "Bootstrap Signals".

Table 30 General Purpose I/O Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
GPO0	A93	General purpose output pins. Shared with SD_CLK. Output from COM Express, input to SD	O 3.3 V		
GPO1	B54	General purpose output pins. Shared with SD_CMD. Output from COM Express, input to SD	O 3.3 V		
GPO2	B57	General purpose output pins. Shared with SD_WP. Output from COM Express, input to SD	O 3.3 V		
GPO3	B63	General purpose output pins. Shared with SD_CD. Output from COM Express, input to SD	O 3.3 V		
GPI0	A54	General purpose input pins. Pulled high internally on the module. Shared with SD_DATA0. Bidirectional signal	I 3.3 V	PU 10KΩ 3.3 V	
GPI1	A63	General purpose input pins. Pulled high internally on the module. Shared with SD_DATA1. Bidirectional signal	I 3.3 V	PU 10KΩ 3.3 V	
GPI2	A67	General purpose input pins. Pulled high internally on the module. Shared with SD_DATA2. Bidirectional signal	I 3.3 V	PU 10KΩ 3.3 V	



^{2.} Pins are protected on the module by a series schotty diode. Therefore, pull-down resistor is required on the carrier board for proper logic level.

Signal	Pin #	Description	I/O	PU/PD	Comment
GPI3	A85	General purpose input pins. Pulled high internally on the module.	I 3.3 V	PU 10KΩ 3.3 V	
		Shared with SD_DATA3. Bidirectional signal.			



The conga-TC370 provides GPIO signals on the COM Express connector by default.

Table 31 Power and System Management Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
PWRBTN#	B12	Power button to bring system out of S5 (soft off), active on falling edge. Note: For proper detection, assert a pulse width of at least 16 ms.	I 3.3 VSB	PU 100 kΩ 3.3 VSB	
SYS_RESET#	B49	Reset button input. Active low input. Edge triggered. System will not be held in hardware reset while this input is kept low. Note: For proper detection, assert a pulse width of at least 16 ms.	1 3.3 VSB	PU 10 kΩ 3.3 VSB	
CB_RESET#	B50	Reset output from module to Carrier Board. Active low. Issued by module chipset and may result from a low SYS_RESET# input, a low PWR_OK input, a VCC_12V power input that falls below the minimum specification, a watchdog timeout, or may be initiated by the module software.	O 3.3 V	PD 100 kΩ	
PWR_OK	B24	Power OK from main power supply. A high value indicates that the power is good.	I 3.3 V		Set by resistor divider to accept 3.3V
SUS_STAT#	B18	Indicates imminent suspend operation; used to notify LPC devices.	O 3.3 VSB		
SUS_S3#	A15	Indicates system is in Suspend to RAM state. Active-low output. An inverted copy of SUS_S3# on the carrier board (also known as "PS_ON") may be used to enable the non-standby power on a typical ATX power supply.	O 3.3 VSB		
SUS_S4#	A18	Indicates system is in Suspend to Disk state. Active low output.	O 3.3 VSB		Not supported
SUS_S5#	A24	Indicates system is in Soft Off state.	O 3.3 VSB		
WAKE0#	B66	PCI Express wake up signal.	I 3.3 VSB	PU 1 kΩ 3.3 VSB	
WAKE1#	B67	General purpose wake up signal. May be used to implement wake-up on PS/2 keyboard or mouse activity.	I 3.3 VSB	PU 10 kΩ 3.3 VSB	
BATLOW#	A27	Battery low input. This signal may be driven low by external circuitry to signal that the system battery is low, or may be used to signal some other external power-management event.	I 3.3 VSB	PU 10 kΩ 3.3 VSB	
LID#	A103	Lid button. Used by the ACPI operating system for a LID switch. Note: For proper detection, assert a pulse width of at least 16 ms.	I OD 3.3 V	PU 47 kΩ 3.3 VSB	
SLEEP#	B103	Sleep button. Used by the ACPI operating system to bring the system to sleep state or to wake it up again. Note: For proper detection, assert a pulse width of at least 16 ms.	I OD 3.3 V	PU 100 kΩ 3.3 VSB	



Table 32 Rapid Shutdown Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
RAPID_ SHUTDOWN		Trigger for Rapid Shutdown. Must be driven to 5V though a <=50 ohm source impedance for ≥ 20 µs.	I 3.3 V		Not connected



The conga-TC370 does not support Rapid Shutdown.

Table 33 Thermal Protection Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
THRM#	B35	Input from off-module temp sensor indicating an over-temp situation.	I 3.3 V	PU 10 kΩ 3.3 V	
THRMTRIP#	A35	Active low output indicating that the CPU has entered thermal shutdown.	O 3.3 V	PU 10 kΩ 3.3 V	

Table 34 SMBus Signal Description

Signal	Pin #	Description	I/O	PU/PD	Comment
SMB_CK	B13	System Management Bus bidirectional clock line.	I/O 3.3 VSB	PU 100 kΩ 3.3	
				VSB	
SMB_DAT#	B14	System Management Bus bidirectional data line.	I/O OD 3.3	PU 100 kΩ 3.3	
			VSB	VSB	
SMB_ALERT#	B15	System Management Bus Alert – active low input can be used to generate an	I 3.3 VSB	PU 100 kΩ 3.3	
		SMI# (System Management Interrupt) or to wake the system.		VSB	

Table 35 General Purpose Serial Interface Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SERO_TX ¹	A98	General purpose serial port transmitter	O 3.3 V		This pin is protected on the module by a series schotty diode. Pulldown resistor is therefore required on the carrier for proper logic level.
SER1_TX 1	A101	General purpose serial port transmitter	O 3.3 V		
SERO_RX 1	A99	General purpose serial port receiver	13.3 V	PU 47 kΩ 3.3 V	
SER1_RX ¹	A102	General purpose serial port receiver	I 3.3 V	PU 47 kΩ 3.3 V	



^{1.} Pins are protected on the module by a series schotty diode. Therefore, pull-down resistor is required on the carrier board for proper logic level.

Table 36 Module Type Definition Signal Description

Signal	Pin #	Description	า			I/O	Comment
TYPE0# TYPE1# TYPE2#	C54 C57 D57	module. The pins are t		to either ground (G	ut type that is implemented on the ND) or are no-connects (NC). For	PDS	TYPE[0:2]# signals are available on all modules following the Type 2-6 Pinout standard. The conga-TC370 is based on the
		TYPE2#	TYPE1#	TYPE0#			COM Express Type 6 pinout therefore the pins 0 and 1 are not connected
		X NC NC NC NC NC GND	X NC NC GND GND NC	X NC GND NC GND NC	Pinout Type 1 Pinout Type 2 Pinout Type 3 (no IDE) Pinout Type 4 (no PCI) Pinout Type 5 (no IDE, no PCI) Pinout Type 6 (no IDE, no PCI)		and pin 2 is connected to GND.
		pins and keep an incompatik	os power off (e.g de ole module pin-out	activates the ATX_C type is detected.	ogic that monitors the module 'TYPE' DN signal for an ATX power supply) if adicator such as an LED.		

Signal	Pin #	Description		I/O	Comment
TYPE10#	A97	Dual use pin. Indicates to the carrier board that a Type 10 module is installed. Indicates to the carrier that a Rev. 1.0/2.0 module is installed. TYPE10#		PDS	Not connected to indicate "Pinout R2.0".
		PD Pin 12V resi	nout R2.0 nout Type 10 pull down to ground with 4.7k sistor nout R1.0		
		This pin is reclaimed from VCC_12V pool. In R1.0 modules this pin will connect to other VCC_12V pins. In R2.0 this pin is defined as a no-connect for Types 1-6. A carrier can detect a R1.0			
		module by the presence of 12 V on this pin. R2.0 module Types 1-6 will no-connect this pin. Type 10 modules shall pull this pin to ground through a 4.7 k Ω resistor.			

Table 37 Power and GND Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
VCC_12V	A104-A109 B104-B109 C104-C109 D104-D109	Primary power input: +12V nominal. All available VCC_12V pins on the connector(s) shall be used.	Р		
VCC_5V_SBY	B84-B87	Standby power input: +5.0V nominal. If VCC5_SBY is used, all available VCC_5V_SBY pins on the connector(s) shall be used. Only used for standby and suspend functions. May be left unconnected if these functions are not used in the system design.	Р		
VCC_RTC	A47	Real-time clock circuit-power input. Nominally +3.0V.	Р		
GND	A1, A11, A21, A31, A41, A51, A57, A60, A66, A70, A80, A90, A100, A110, B1, B11, B21, B31, B41, B51, B60, B70, B80, B90, B100, B110 C1, C2, C5, C8, C11, C14, C21, C31, C41, C51, C60, C70, C73, C76, C80, C84, C87, C90, C93, C96, C100, C103, C110, D1, D2, D5, D8, D11, D14, D21, D31, D41, D51, D60, D67, D70, D73, D76, D80, D84, D87, D90, D93, D96, D100, D103, D110	Ground: DC power and signal and AC signal return path. All available GND connector pins shall be used and tied to Carrier Board GND plane.	P		

9.2 Bootstrap Signals

Table 38 Bootstrap Signal Descriptions

Signal	Pin #	Description of Bootstrap Signal	I/O	PU/PD	Comment
HDA_SDOUT	A33	High Definition Audio Serial Data Output	O 3.3 VSB	PU 1 kΩ 3.3 VSB	
SPKR	B32	Output for audio enunciator, the "speaker" in PC-AT systems	O 3.3 V		
ESPI_EN#	B47	Used by the carrier to indicate the operating mode of the LPC/eSPI bus	1	PU 20 kΩ 3.3 VSB	
SPI_MOSI	A95	Data out from module to carrier board SPI BIOS flash	O 3.3 VSB	PU 100 kΩ 3.3 VSB	
BIOS_DISO#	A34	Selection strap to determine the BIOS boot device	I 3.3 VSB	PU 10 kΩ 3.3 VSB	
BIOS_DIS1#	B88	Selection strap to determine the BIOS boot device	I 3.3 VSB	PU 10 kΩ 3.3 VSB	
DDI1_CTRLDATA_AUX-	D16	Multiplexed with DP1_AUX- and HDMI1_CTRLDATA		PU 100 kΩ 3.3 V	
DP1_AUX-]	DP AUX- function if DDI1_DDC_AUX_SEL is no connect	I/O PCIE		
HDMI1_CTRLDATA		HDMI/DVI I2C CTRLDATA if DDI1_DDC_AUX_SEL is pulled high	I/O OD 3.3 V		
DDI2_CTRLDATA_AUX-	C33	Multiplexed with DP2_AUX- and HDMI2_CTRLDATA.		PU 100 kΩ 3.3 V	
DP2_AUX-		DP AUX- function if DDI2_DDC_AUX_SEL is no connect	I/O PCIE		
HDMI2_CTRLDATA		HDMI/DVI I2C CTRLDATA if DDI2_DDC_AUX_SEL is pulled high	I/O OD 3.3 V		



Caution

- 1. The signals listed in the table above are used as chipset configuration straps during system reset. In this condition (during reset), they are inputs that are pulled to the correct state by either COM Express™ internally implemented resistors or chipset internally implemented resistors that are located on the module.
- 2. No external DC loads or external pull-up or pull-down resistors should change the configuration of the signals listed in the above table. External resistors may override the internal strap states and cause the COM Express™ module to malfunction and/or cause irreparable damage to the module.

10 System Resources

10.1 I/O Address Assignment

The I/O address assignment of the conga-TC370 module is functionally identical with a standard PC/AT.



The BIOS assigns PCI and PCI Express I/O resources from FFF0h downwards. Non PnP/PCI/PCI Express compliant devices must not consume I/O resources in that area.

10.1.1 LPC Bus

On the conga-TC370, the PCI Express Bus acts as the subtractive decoding agent. All I/O cycles that are not positively decoded are forwarded to the PCI Bus not the LPC Bus. Only specified I/O ranges are forwarded to the LPC Bus. In the congatec Embedded BIOS the following I/O address ranges are sent to the LPC Bus:

2Eh – 2Fh 4Eh – 4Fh 60h, 64h A00h – A1Fh E00h - EFFh (always used internally)

Parts of these ranges are not available if a Super I/O is used on the carrier board. If a Super I/O is not implemented on the carrier board then these ranges are available for customer use. If you require additional LPC Bus resources other than those mentioned above, or more information about this subject, contact congatec technical support for assistance.

10.2 PCI Configuration Space Map

Table 39 PCI Configuration Space Map

Bus Number (hex)	Device Number (hex)	Function Number (hex)	Description
00h	00h	00h	HOST and DRAM Controller
00h	02h	00h	Integrated Graphics Device
00h	08h	00h	Gaussian Mixture Model Device
00h	12h	00h	Thermal Subsystem
00h	14h	00h	USB 3.0 xHCl Controller
00h	14h	02h	RAM Controller
00h	14h	05h	SD Card Controller
00h (Note1)	16h	00h	Management Engine (ME) Interface 1
00h (Note1)	16h	01h	Intel ME Interface 2
00h (Note1)	16h	02h	ME IDE Redirection (IDE-R) Interface
00h (Note1)	16h	03h	ME Keyboard and Text (KT) Redirection
00h (Note1)	16h	04h	Intel ME Interface 3
00h (Note1)	16h	05h	Intel ME Interface 4
00h	17h	00h	SATA Controller
00h	1Ch	00h	Not connected (PCI Express Root Port)
00h (Note2)	1Ch	04h	PCI Express Root Port 5
00h (Note2)	1Ch	05h	PCI Express Root Port 6
00h (Note2)	1Ch	06h	PCI Express Root Port 7
00h (Note2)	1Ch	07h	PCI Express Root Port 8
00h (Note2)	1Dh	00h	PCI Express Root Port 9
00h (Note2)	1Dh	01h	PCI Express Root Port 10
00h (Note2)	1Dh	04h	PCI Express Root Port 13
00h (Note2)	1Dh	06h	PCI Express Root Port 15
00h	1Fh	00h	PCI to LPC Bridge
00h	1Fh	03h	AVS (Audio, Voice, Speech)
00h	1Fh	04h	SMBus Controller
00h	1Fh	05h	SPI Controller
00h	1Fh	06h	GbE Controller
01h (Note3)	00h	00h	PCI Express Port 0
02h (Note3)	00h	00h	PCI Express Port 1
03h (Note3)	00h	00h	PCI Express Port 2
04h (Note3)	00h	00h	PCI Express Port 3
05h (Note3)	00h	00h	PCI Express Port 4
06h (Note3)	00h	00h	PCI Express Port 5
07h (Note3)	00h	00h	PCI Express Port 6
08h (Note3)	00h	00h	PCI Express Port 7





- 1. In the standard configuration, the Intel Management Engine (ME) related devices are partly present or not present at all.
- 2. The PCI Express ports are visible only if a device is attached to the PCI Express slot on the carrier board.
- 3. The table represents a case when a single functional PCI/PCIe device is connected to all possible slots on the carrier board. The given bus numbers will change based on actual hardware configuration.
- 4. Internal PCI devices not connected to the conga-TC370 are not listed.

10.3 I²C

Onboard resources are not connected to the I²C bus. Address 16h is reserved for congatec Battery Management solutions.

10.4 SM Bus

System Management (SM) bus signals are connected to the Intel® chipset. The SM bus is not intended to be used by off-board non-system management devices. For more information about this subject contact congatec technical support.



11 BIOS Setup Description

The BIOS setup description of the conga-TC370 can be viewed without having access to the module. However, access to the restricted area of the congatec website is required in order to download the necessary tool (CgMlfViewer) and Menu Layout File (MLF).

The MLF contains the BIOS setup description of a particular BIOS revision. The MLF can be viewed with the CgMlfViewer tool. This tool offers a search function to quickly check for supported BIOS features. It also shows where each feature can be found in the BIOS setup menu.

For more information, read the application note "AN42 - BIOS Setup Description" available at www.congatec.com.



If you do not have access to the restricted area of the congatec website, contact your local congatec sales representative.

11.1 Navigating the BIOS Setup Menu

The BIOS setup menu shows the features and options supported in the congatec BIOS. To access and navigate the BIOS setup menu, press the or <F2> key during POST. The right frame displays the key legend. Above the key legend is an area reserved for text messages. These text messages explain the options and the possible impacts when changing the selected option in the left frame.

11.2 BIOS Versions

The BIOS displays the BIOS project name and the revision code during POST, and on the main setup screen. The initial production BIOS for conga-TC370 is identified as BVWLR1xx or BUWLR1xx, where:

- R is the identifier for a BIOS ROM file,
- 1 is the so called feature number and
- xx is the major and minor revision number.

The binary size for BVWL and BUWL is 32 MB.



11.3 Updating the BIOS

BIOS updates are recommeded to correct platform issues or enhance the feature set of the module. The conga-TC370 features a congatec/AMI AptioEFI firmware on an onboard flash ROM chip. You can update the firmware with the congatec System Utility. The utility has five versions—UEFI shell, DOS based command line¹, Win32 command line, Win32 GUI, and Linux version.

For more information about "Updating the BIOS" refer to the user's guide for the congatec System Utility "CGUTLm1x.pdf" on the congatec website at www.congatec.com.



Deprecated



Caution

The DOS command line tool is not officially supported by congatec and therefore not recommended for critical tasks such as firmware updates. We recommend to use only the UEFI shell for critical updates.

11.3.1 Update from External Flash

For instructions on how to update the BIOS from external flash, refer to the AN7_External_BIOS_Update.pdf application note on the congatec website at http://www.congatec.com.

11.4 Supported Flash Devices

The conga-TC370 supports:

Macronix MX25L25645G (32 MB)

The flash device can be used on the carrier board to support external BIOS. For more information about external BIOS support, refer to the Application Note "AN7_External_BIOS_Update.pdf" on the congatec website at http://www.congatec.com.





Our company network supports you worldwide with offices in Germany, Austria, Switzerland, the UK and the USA. For more information please contact:

Headquarters

Germany	



FORTEC Elektronik AG

Augsburger Str. 2b 82110 Germering Phone: E-Mail: Internet:

+49 89 894450-0 info@fortecag.de www.fortecag.de

Fortec Group Members





Distec GmbH, Office Vienna Nuschinggasse 12 1230 Wien
 Phone:
 +43 1 8673492-0

 E-Mail:
 info@distec.de

 Internet:
 www.distec.de





Distec GmbH Augsburger Str. 2b 82110 Germering
 Phone:
 +49 89 894363-0

 E-Mail:
 info@distec.de

 Internet:
 www.distec.de







ALTRAC AG
Bahnhofstraße 3
5436 Würenlos

Phone: +41 44 7446111
E-Mail: info@altrac.ch
Internet: www.altrac.ch

United Kingdom





Display Technology Ltd.
Osprey House, 1 Osprey Court
Hichingbrooke Business Park
Huntingdon, Cambridgeshire, PE29 6FN

Phone: +44 1480 411600
E-Mail: info@displaytechnology.co.uk
Internet: www. displaytechnology.co.uk

USA





Apollo Display Technologies, Corp. 87 Raynor Avenue,

87 Raynor Avenue, Unit 1Ronkonkoma, NY 11779 Phone: E-Mail: Internet:

+1 631 5804360 info@apollodisplays.com www.apollodisplays.com